An Efficient Full Adder Design using Different Logic Styles

The paper discusses a comparative study of full adders with various logic style of designing. Logic style affects the switching capacitance, transition activity, short circuit current and delay. Various logic styles have been compared taking full adder as a reference circuit and power dissipation and delay as reference parameters. Simulation results of all the full adders at technologies of 180nm, 90nm, 45nm of CMOS process have been provided. It is observed that less power is consumed in the Transmission based full adder than the Convention full adder and Pass Transistor full adder.

[1]  Balwinder Singh,et al.  Area Optimization of FIR Filter and its Implementation on FPGA , 2009 .

[2]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[3]  Magdy A. Bayoumi,et al.  A 10-transistor low-power high-speed full adder cell , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4]  Sudarshan Tiwari,et al.  Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design , 2012, VLSI Design.

[5]  Tudor Vinereanu,et al.  An improved pass transistor synthesis method for low power, high speed CMOS circuits , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[6]  Vojin G. Oklobdzija.  Simple and efficient CMOS circuit for fast VLSI adder realization , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[7]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Mary Jane Irwin,et al.  Area-time-power tradeoffs in parallel adders , 1996 .

[9]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[10]  Ram Krishnamurthy,et al.  A CPL-based dual supply 32-bit ALU for sub 180 nm CMOS technologies , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[11]  Magdy A. Bayoumi,et al.  A new full adder cell for low-power applications , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[12]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[13]  Martin Margala,et al.  New performance/power/area efficient, reliable full adder design , 2009, GLSVLSI '09.

[14]  Damu Radhakrishnan.  A NEW LOW POWER CMOS FULL ADDER , 1999 .

[15]  Gerald E. Sobelman,et al.  A new low-voltage full adder circuit , 1997, Proceedings Great Lakes Symposium on VLSI.

[16]  Vojin G. Oklobdzija.  Differential and pass-transistor CMOS logic for high-performance systems , 1997, 1997 21st International Conference on Microelectronics. Proceedings.

[17]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .