论文信息 - A 4.5 MGy TID-Tolerant CMOS Bandgap Reference Circuit Using a Dynamic Base Leakage Compensation Technique

A 4.5 MGy TID-Tolerant CMOS Bandgap Reference Circuit Using a Dynamic Base Leakage Compensation Technique

The total-ionizing-dose (TID) radiation tolerance of bandgap references in deep-submicron CMOS technology is generally limited by the radiation introduced leakage current in diodes. An analysis of this phenomenon is given in this paper, and a dynamic base leakage compensation (DBLC) technique is proposed to improve the radiation hardness of a bandgap reference built in a standard 0.13 μm CMOS technology. A temperature coefficient of 15 ppm/°C from -40°C to 125°C is measured before irradiation. The voltage variation from 0°C to 100°C is only ±1 mV for an output voltage of 600 mV. Gamma irradiation assessment proves that the bandgap reference is tolerant to a total ionizing dose of at least 4.5 MGy. The output reference voltage exhibits a variation of less than 3% during the entire experiment, when the chip is irradiated by gamma ray at a dose rate of 27 kGy/h.

[1] R. Lacoe. Improving Integrated Circuit Performance Through the Application of Hardness-by-Design Methodology , 2008, IEEE Transactions on Nuclear Science.

[2] K. Sakui,et al. A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[3] K. E. Kuijk,et al. A precision reference voltage source , 1973 .

[4] R. Kluit,et al. A Radiation Hard Bandgap Reference Circuit in a Standard 0.13 $\mu$m CMOS Technology , 2007, IEEE Transactions on Nuclear Science.

[5] R. Pease,et al. Total ionizing dose effects in bipolar devices and circuits , 2003 .

[6] Jeffrey Bokor,et al. Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI , 1997 .

[7] J. S. Kauppila,et al. RHBD Bias Circuits Utilizing Sensitive Node Active Charge Cancellation , 2011, IEEE Transactions on Nuclear Science.

[8] G. Cervelli,et al. Radiation-induced edge effects in deep submicron CMOS transistors , 2005, IEEE Transactions on Nuclear Science.

[9] L W Massengill,et al. Demonstration of a Differential Layout Solution for Improved ASET Tolerance in CMOS A/MS Circuits , 2010, IEEE Transactions on Nuclear Science.