Automatic generation of memory built-in self-repair circuits in SOCs for minimizing test time and area cost
暂无分享,去创建一个
[1] Robert Aitken. A modular wrapper enabling high speed BIST and repair for small wide memories , 2004 .
[2] Jin-Fu Li,et al. A built-in self-repair design for RAMs with 2-D redundancy , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Evangeline F. Y. Young,et al. Test scheduling for built-in self-tested embedded SRAMs with data retention faults , 2007, IET Comput. Digit. Tech..
[4] Hideto Hidaka,et al. A built-in self-repair analyzer (CRESTA) for embedded DRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[5] Yervant Zorian,et al. Embedded-memory test and repair: infrastructure IP for SoC yield , 2003, IEEE Design & Test of Computers.
[6] M. Nicolaidis,et al. Dynamic Data-bit Memory Built-In Self- Repair , 2003, ICCAD 2003.
[7] Ad J. van de Goor,et al. Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..
[8] Youn-Long Lin,et al. Test scheduling of BISTed memory cores for SoC , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..
[9] Joseph Rayhawk,et al. At-speed built-in self-repair analyzer for embedded word-oriented memories , 2004, 17th International Conference on VLSI Design. Proceedings..
[10] Keiichi Higeta,et al. Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[11] Dilip K. Bhavsar. An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264 , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[12] Yervant Zorian,et al. Built in self repair for embedded high density SRAM , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[13] Lorena Anghel,et al. A diversified memory built-in self-repair approach for nanotechnologies , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..
[14] Steffen Paul,et al. Memory built-in self-repair using redundant words , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[15] Hans-Joachim Wunderlich,et al. An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy , 2007, 12th IEEE European Test Symposium (ETS'07).
[16] Jin-Fu Li,et al. Built-in redundancy analysis for memory yield improvement , 2003, IEEE Trans. Reliab..
[17] Jin-Fu Li,et al. Test and Repair Scheduling for Built-In Self-Repair RAMs in SOCs , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.
[18] Jin-Fu Li,et al. A Reconfigurable Built-In Self-Repair Scheme for Multiple Repairable RAMs in SOCs , 2006, 2006 IEEE International Test Conference.
[19] Cheng-Wen Wu,et al. A processor-based built-in self-repair design for embedded memories , 2003, 2003 Test Symposium.
[20] Yu-Jen Huang,et al. A Built-In Redundancy-Analysis Scheme for Random Access Memories with Two-Level Redundancy , 2008, J. Electron. Test..
[21] Jin-Fu Li,et al. ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[22] Yu-Jen Huang,et al. A Built-In Self-Repair Scheme for Multiport RAMs , 2007, 25th IEEE VLSI Test Symposium (VTS'07).
[23] Hideo Fujiwara,et al. A memory grouping method for sharing memory BIST logic , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[24] H. Fujiwara,et al. Test Scheduling for Memory Cores with Built-In Self-Repair , 2007, 16th Asian Test Symposium (ATS 2007).
[25] Shyue-Kung Lu,et al. Efficient built-in redundancy analysis for embedded memories with 2-D redundancy , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.