System on chip verification strategy based on FDL mechanism

The paper deals with problem of the formal verification of complex electronic embedded systems. A new com-monsense strategy is proposed. The formal methodology of the inference engine modeling based on Fuzzy Default Logic is given. The multistage verification strategy as the platform dependent verification (PDV) toolset is defined. The methodology has been validated on examples on a prototype AMBA-based virtual SoC platform working with SystemVerilog verification procedures. The advantages of the presented methodology have been emphasized.

[1]  Adam Milik,et al.  VEST - An intelligent tool for timing SoCs verification using UML timing diagrams , 2008, 2008 Forum on Specification, Verification and Design Languages.

[2]  Andrzej Pulka.  Decision supporting system based on fuzzy default reasoning , 2009, 2009 2nd Conference on Human System Interactions.

[3]  Armin Biere,et al.  A survey of recent advances in SAT-based formal verification , 2005, International Journal on Software Tools for Technology Transfer.

[4]  Adnan Aziz,et al.  Constraint-based verification , 2006 .

[5]  Howard Falk,et al.  Formal Verification of Timed Systems: A Survey and Perspective , 2004, Proc. IEEE.

[6]  Christian B. Spear,et al.  SystemVerilog for Verification: A Guide to Learning the Testbench Language Features , 2007 .

[7]  Lotfi A. Zadeh,et al.  Generalized theory of uncertainty (GTU) - principal concepts and ideas , 2006, Comput. Stat. Data Anal..