A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration

This paper presents a time-interleaved (TI) SAR ADC which enables background timing skew calibration without a separate timing reference channel and enhances the conversion speed of each SAR channel. The proposed ADC incorporates a flash ADC operating at the full sampling rate of the TI ADC. The flash ADC output is multiplexed to resolve MSBs of the SAR channels. Because the full-speed flash ADC does not suffer from timing skew errors, the flash ADC output is also used as a timing reference to estimate the timing skew of the TI SAR ADCs. A prototype ADC is designed and fabricated in a 65 nm CMOS process. After background timing skew calibration, 51.4 dB SNDR, 59.1 dB SFDR, and ±1.0 LSB INL/DNL are achieved at 1 GS/s with a Nyquist rate input signal. The power consumption is 18.9 mW from a 1.0 V supply, which corresponds to 62.3 fJ/step FoM.

[1]  Soon-Jyh Chang,et al.  A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[2]  H.-S. Lee,et al.  A 450 MS/s 10-bit time-interleaved zero-crossing based ADC , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[3]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[6]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[7]  Ho-Jin Park,et al.  An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  Claudio Nani,et al.  A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[9]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[10]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[12]  Huawen Jin,et al.  A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs , 2000 .

[13]  Gregory W. Wornell,et al.  Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[14]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-/spl mu/m CMOS , 2001 .

[15]  Ho-Jin Park,et al.  A 6 bit 2 GS/s flash-assisted time-interleaved (FATI) SAR ADC with background offset calibration , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[16]  Marinette Besson,et al.  A 40GS/s 6b ADC in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[17]  Boris Murmann,et al.  Mismatch Characterization of Small Metal Fringe Capacitors , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Sang-Hyun Cho,et al.  A time-interleaved flash-SAR architecture for high speed A/D conversion , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[19]  Andreas Kaiser,et al.  Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping , 2001, IEEE J. Solid State Circuits.

[20]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[21]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[22]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[23]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2010, IEEE Journal of Solid-State Circuits.

[24]  A. Montijo,et al.  A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[25]  Unto K. Laine,et al.  Splitting the unit delay [FIR/all pass filters design] , 1996, IEEE Signal Process. Mag..