Coarse grain reconfigurable architectures
暂无分享,去创建一个
[1] Vivek Sarkar,et al. Baring It All to Software: Raw Machines , 1997, Computer.
[2] Reiner W. Hartenstein,et al. A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware , 1990, CONPAR.
[3] Miodrag Potkonjak,et al. A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs , 1989, 26th ACM/IEEE Design Automation Conference.
[4] Ed Anan Shetty,et al. Literature , 1965, Science.
[5] Wayne Luk,et al. Pipeline vectorization for reconfigurable systems , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).
[6] Reiner W. Hartenstein,et al. A general approach in system design integrating reconfigurable accelerators , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.
[7] Reiner W. Hartenstein,et al. Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures , 2000, FPL.
[8] Juan Carlos López,et al. Design assistance for CAD frameworks , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.
[9] Tom Kean. It's FPL, Jim - But Not as We Know It! Opportunities for the New Commercial Architectures , 2000, FPL.
[10] André DeHon,et al. MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[11] Reiner W. Hartenstein,et al. MOM-map-oriented machine-a partly custom-designed architecture compared to standard hardware , 1989, Proceedings. VLSI and Computer Peripherals. COMPEURO 89.
[12] Reiner W. Hartenstein,et al. Design-Space Exploration of Low Power Coarse Grained Reconfigurable Datapath Array Architectures , 2000, PATMOS.
[13] Seth Copen Goldstein,et al. Fast compilation for pipelined reconfigurable fabrics , 1999, FPGA '99.
[14] Helmut Reinig. A scalable architecture for custom computing , 1999 .
[15] Gerd von Cölln,et al. Lower bounds on the power consumption in scheduled data flow graphs with resource constraints , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).
[16] Jürgen Becker,et al. Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).
[17] Rajeev Barua,et al. Maps: a compiler-managed memory system for raw machines , 1999, ISCA.
[18] Carl Ebeling,et al. RaPiD - Reconfigurable Pipelined Datapath , 1996, FPL.
[19] Michael John Sebastian Smith,et al. Internet Connected FPL , 2000, FPL.
[20] Reiner W. Hartenstein,et al. An Internet Based Development Framework for Reconfigurable Computing , 1999, FPL.
[21] Vivek Sarkar,et al. Space-time scheduling of instruction-level parallelism on a raw machine , 1998, ASPLOS VIII.
[22] Maya Gokhale,et al. NAPA C: compiling for a hybrid RISC/FPGA architecture , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[23] David W. Knapp,et al. The ADAM design planning engine , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[24] Seth Copen Goldstein,et al. PipeRench: a co/processor for streaming multimedia acceleration , 1999, ISCA.
[25] Jan M. Rabaey,et al. A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.
[26] Kunle Olukotun,et al. REMARC : Reconfigurable Multimedia Array Coprocessor , 1999 .
[27] Pao-Ann Hsiung,et al. PSM: an object-oriented synthesis approach to multiprocessor system design , 1996, IEEE Trans. Very Large Scale Integr. Syst..
[28] Reiner W. Hartenstein,et al. A datapath synthesis system for the reconfigurable datapath architecture , 1995, ASP-DAC '95.
[29] A. G. Hirschbiel,et al. A Novel ASIC Design Approach based on a New Machine Paradigm , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.
[30] Jean Vuillemin,et al. A reconfigurable arithmetic array for multimedia applications , 1999, FPGA '99.
[31] R. Hartenstein,et al. KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array architectures , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).
[32] Jürgen Becker,et al. Data-Procedural Languages for FPL-based Machines , 1994, FPL.
[33] Jan M. Rabaey,et al. A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths , 1992 .
[34] Jürgen Becker,et al. A novel sequencer hardware for application specific computing , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.
[35] John Wawrzynek,et al. Instruction-Level Parallelism for Reconfigurable Computing , 1998, FPL.
[36] Ulrich Nageldinger,et al. Coarse-grained reconfigurable architecture design space exploration , 2001 .
[37] V. Rich. Personal communication , 1989, Nature.
[38] Carl Ebeling,et al. Placement and routing tools for the Triptych FPGA , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[39] Fadi J. Kurdahi,et al. MorphoSys: An Integrated Re-configurable Architecture , 2000 .
[40] Kunle Olukotun,et al. REMARC (abstract): reconfigurable multimedia array coprocessor , 1998, FPGA '98.
[41] John Wawrzynek,et al. Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[42] Brent E. Nelson,et al. Using general-purpose programming languages for FPGA design , 2000, Proceedings 37th Design Automation Conference.
[43] Xinan Tang,et al. A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors , 2000, FPL.
[44] Csaba Andras Moritz,et al. Hot Pages: Software Caching for Raw Microprocessors , 1999 .
[45] Jürgen Becker. A partitioning compiler for computers with Xputer-based accelerators , 1997 .
[46] Peter M. Athanas,et al. Colt: an experiment in wormhole run-time reconfiguration , 1996, Other Conferences.
[47] Monica S. Lam,et al. Maximizing Multiprocessor Performance with the SUIF Compiler , 1996, Digit. Tech. J..
[48] Reiner W. Hartenstein,et al. KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array , 2000, ASP-DAC.