High Bandwidth Memory (HBM) and High Bandwidth NAND (HBN) with the Bumpless TSV Technology

This paper proposes a fundamental architecture for the High Bandwidth Memory (HBM) with the bumpless TSV for the Wafer-on-Wafer (WOW) technology. The bumpless interconnects technology can increase the number of TSVs per chip with fine pitch of TSVs, and reduce the impedance of the TSV interconnects with no bumps. Therefore, a further higher speed and higher density HBM can be realized. Also, the High Bandwidth NAND (HBN), which can read and program by plane instead of by line by using the bumpless TSV, has been proposed.

[1]  Koji Sakui,et al.  Three-dimensional Integration (3DI) with Bumpless Interconnects for Tera-scale Generation : High Speed, Low Power, and Ultra-small Operating Platform , 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC).

[2]  Koji Sakui,et al.  High Speed, Low Power, and Ultra-Small Operating Platform with Three-Dimensional Integration (3DI) by Bumpless Interconnects , 2019, 2019 IEEE 11th International Memory Workshop (IMW).

[3]  Jaejin Lee,et al.  25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4]  A. Jourdain,et al.  Through-silicon via and die stacking technologies for microsystems-integration , 2008, 2008 IEEE International Electron Devices Meeting.

[5]  T. Ohba,et al.  Thinned wafer multi-stack 3DI technology , 2010 .

[6]  Jin-Hee Cho,et al.  A 1.2V 64Gb 341GB/S HBM2 stacked DRAM with spiral point-to-point TSV structure and improved bank group data control , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[7]  Jaejin Lee,et al.  High bandwidth memory(HBM) with TSV technique , 2016, 2016 International SoC Design Conference (ISOCC).

[8]  Kyung Whan Kim,et al.  18.3 A 1.2V 64Gb 8-channel 256GB/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[9]  Koji Fujimoto,et al.  Review of wafer-level three-dimensional integration (3DI) using bumpless interconnects for tera-scale generation , 2015, IEICE Electron. Express.

[10]  Jian-Qiang Lu,et al.  3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.

[11]  S.L. Wright,et al.  3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias , 2006, IEEE Journal of Solid-State Circuits.

[12]  H. Kitada,et al.  Ultra thinning 300-mm wafer down to 7-µm for 3D wafer Integration on 45-nm node CMOS using strained silicon and Cu/Low-k interconnects , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[13]  Takayuki Ohba,et al.  Three-Dimensional (3D) Integration Technology , 2011 .

[14]  白川 政信,et al.  The semiconductor memory device and memory system , 2013 .

[15]  M. Koyanagi,et al.  Three-Dimensional Integration Technology Based on Wafer Bonding With Vertical Buried Interconnections , 2006, IEEE Transactions on Electron Devices.

[16]  Takayuki Ohba,et al.  A design guide of thermal resistance down to 30% for 3D multi-stack devices , 2017, 2017 International Conference on Electronics Packaging (ICEP).

[17]  Y. Iwata,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.