250-MHz BiCMOS super-high-speed video signal processor (S-VSP) ULSI

A 250-MHz, 16-b, fixed-point, super-high-speed video signal processor (S-VSP) ULSI has been developed for constructing a video teleconferencing system. Two major technologies have been developed. One is a high-speed large-capacity on-chip memory architecture that achieves both 250-MHz internal signal processing and 13.5-MHz input and output buffering. The other is a circuit technology that achieves 250-MHz operations with a convolver/multiplier, an arithmetic logic unit (ALU), an accumulator, and various kinds of static RAMs (SRAMs). A phase-locked loop (PLL) is also integrated to generate a 250-MHz internal clock. The S-VSP ULSI, which was fabricated with 0.8- mu m BiCMOS and triple-level-metallization technology, has a 15.5-mm*13.0-mm area and contains about 1.13 million transistors. It consumes 7 W at 250-MHz internal clock frequency with a single 5-V power supply. >

[1]  T Koga,et al.  MOTION COMPENSATED INTER-FRAME CODING FOR VIDEO CONFERENCING , 1981 .

[2]  Takao Nishitani,et al.  A single-chip 16-bit 25 ns realtime video/image signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[3]  Masakazu Yamashina,et al.  A 200-MHz 16-bit super high-speed signal processor (SSSP) LSI , 1989 .

[4]  Takao Nishitani,et al.  A real-time video signal processor suitable for motion picture coding applications , 1989 .

[5]  Takao Nishitani,et al.  A realtime microprogrammable video signal LSI , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Takao Nishitani,et al.  A microprogrammable real-time video signal processor (VSP) LSI , 1987 .

[7]  H. Yamada,et al.  A 250MHz 16b 1-million Transistor BICMOS Super-high-speed Video Signal Processor , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Tokumichi Murakami,et al.  A DSP architectural design for low bit-rate motion video codec , 1989 .