Speculative completion for the design of high-performance asynchronous dynamic adders

This paper presents an in-depth case study in high-performance asynchronous adder design. A recent method, called "speculative completion", is used. This method uses single-rail bundled datapaths but also allows early completion. Five new dynamic designs are presented for Brent-Kung and Carry-Bypass adders. Furthermore, two new architectures are introduced, which target (i) small number addition, and (ii) hybrid operation. Initial SPICE simulation and statistical analysis show performance improvements up to 19% on random inputs and 14% on actual programs for 32-bit adders, and up to 29% on random inputs for 64-bit adders, over comparable synchronous designs.

[1]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[2]  L. S. Nielsen,et al.  A low-power asynchronous data-path for a FIR filter bank , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[3]  Mark Horowitz,et al.  Self-timed logic using current-sensing completion detection (CSCD) , 1991 .

[4]  Masahiro Nomura,et al.  A 500 MHz, 32 bit, 0.4 /spl mu/m CMOS RISC processor , 1994 .

[5]  Jim D. Garside,et al.  A micropipelined ARM , 1993, VLSI.

[6]  Alain J. Martin.  Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[7]  Marly Roncken,et al.  Asynchronous circuits for low power: a DCC error corrector , 1994, IEEE Design & Test of Computers.

[8]  Erik Brunvand.  The NSR processor , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[9]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[10]  Jim D. Garside.  A CMOS VLSI Implementation of an Asynchronous ALU , 1993, Asynchronous Design Methodologies.

[11]  G. M. Birtwistle,et al.  Asynchronous Digital Circuit Design , 1995, Workshops in Computing.

[12]  Peter A. Beerel,et al.  The design and verification of a high-performance low-control-overhead asynchronous differential equation solver , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[13]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[14]  Ivan E. Sutherland,et al.  The counterflow pipeline processor architecture , 1994, IEEE Design & Test of Computers.

[15]  Peter A. Beerel,et al.  The design and verification of a high-performance low-control-overhead asynchronous differential equation solver , 1998, IEEE Trans. Very Large Scale Integr. Syst..