A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider

An injection-locked oscillator topology is presented, based on MOS switches directly coupled to the LC tank of well-known LC oscillators. The direct injection-locking scheme features wide locking ranges, a very low input capacitance, and highest frequency capability. The direct locking and the tradeoff between power consumption and tank quality factor is verified through three test circuits in 0.13-/spl mu/m standard CMOS, aiming at input frequency ranges of 50, 40, and 15 GHz. The 40- and 50-GHz dividers consume 3 mW with locking ranges of 80 MHz and 1.5 GHz. The 15-GHz divider consumes 23 mW and features a locking range of 2.8 GHz.

[1]  Thomas H. Lee,et al.  A unified model for injection-locked frequency dividers , 2003 .

[2]  Marc Tiebout,et al.  A 1V 51GHz fully-integrated VCO in 0.12/spl mu/m CMOS , 2002 .

[3]  Marc Tiebout.  A 480 /spl mu/W 2 GHz ultra low power dual-modulus prescaler in 0.25 /spl mu/m standard CMOS , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[4]  A. Hajimiri,et al.  Design issues in CMOS differential LC oscillators , 1999, IEEE J. Solid State Circuits.

[5]  G. Knoblinger,et al.  A 0.13 /spl mu/m CMOS platform with Cu/low-k interconnects for system on chip applications , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[6]  Qiuting Huang,et al.  Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks , 1996 .

[7]  C. Sandner,et al.  A fully integrated 2.4GHz LC-VCO frequency synthesizer with 3ps jitter in 0.18µm standard digital CMOS copper technology , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[8]  M. Tiebout,et al.  A 1 V 51GHz fully-integrated VCO in 0.12 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[9]  Jri Lee,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[10]  H.-D. Wohlmuth,et al.  A high sensitivity static 2:1 frequency divider up to 27GHz in 120nm CMOS , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[11]  R. D. Huntoon,et al.  Synchronization of Oscillators , 1947 .

[12]  L. J. Paciorek.  Injection locking of oscillators , 1965 .

[13]  M. Tiebout,et al.  Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS , 2001, IEEE J. Solid State Circuits.

[14]  R. Adler.  A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[15]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[16]  D. Pfaff,et al.  A quarter-micron CMOS, 1 GHz VCO/prescaler-set for very low power applications , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[17]  Y. Deval,et al.  HiperLAN 5.4 GHz low power CMOS synchronous oscillator , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[18]  Michiel Steyaert,et al.  A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-μM CMOS , 1996, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[19]  A. Hajimiri,et al.  A 19 GHz 0.5 mW 0.35 /spl mu/m CMOS frequency divider with shunt-peaking locking-range enhancement , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).