Scalable small-signal modeling of RF CMOS FET based on 3-D EM-based extraction of parasitic effects

An accurate scalable RF CMOS model applicable to high frequencies is developed using 3-D EM-based extraction of parasitic elements for the first time. Due to multi-metal layers, vertical interconnects, substrate loss and substrate-contact rings, the extrinsic parasitic network of CMOS FET is more complicated than GaAs FET's and does not follow simple scaling rules. A pair of dummy patterns with different reference planes and 3-D EM simulations are sequentially used to extract the pads, vertical interconnects and extrinsic parasitic network. A new scaling rule is proposed for the layout-dependent extrinsic network parameters. A complete scalable RF CMOS model is validated by comparing the predicted and measured S-parameters of the scaled devices from a family of 0.18 µm CMOS FET's up to 50GHz, which resulted in less than 2% error. The method is useful in choosing the optimum device geometry for a given circuit application.

[1]  T. Itoh,et al.  Combination of Circuit and Full Wave Analysis for Pre-Matched Multifinger FET , 2000, 2000 30th European Microwave Conference.

[2]  Antonio Raffo,et al.  Extraction of an extrinsic parasitic network for accurate mm-Wave FET scalable modeling on the basis of Full-Wave EM simulation , 2008, 2008 IEEE MTT-S International Microwave Symposium Digest.

[3]  S.P. Voinigescu,et al.  Direct extraction methodology for geometry-scalable RF-CMOS models , 2004, Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516).

[4]  G. Dambrine,et al.  A new method for determining the FET small-signal equivalent circuit , 1988 .

[5]  Hyungcheol Shin,et al.  A simple and analytical parameter-extraction method of a microwave MOSFET , 2002 .

[6]  M. Ismail,et al.  Pad de-embedding in RF CMOS , 2001 .

[7]  Kwang-Seok Seo,et al.  A V-band low-phase-noise CMOS oscillator using a micromachined cavity , 2009, 2009 IEEE MTT-S International Microwave Symposium Digest.

[8]  J.A. Reynoso-Hernandez,et al.  Analytical model and parameter extraction to account for the pad parasitics in RF-CMOS , 2005, IEEE Transactions on Electron Devices.

[9]  D. Gloria,et al.  Efficient De-Embedding Technique for 110-GHz Deep-Channel-MOSFET Characterization , 2007, IEEE Microwave and Wireless Components Letters.

[10]  R. Lee,et al.  Geometry-Scalable Parasitic Deembedding Methodology for On-Wafer Microwave Characterization of MOSFETs , 2009, IEEE Transactions on Electron Devices.

[11]  H. Cho,et al.  A three-step method for the de-embedding of high-frequency S-parameter measurements , 1991 .

[12]  Giorgio Vannini,et al.  Millimeter-wave FET modeling using on-wafer measurements and EM simulation , 2002 .

[13]  Myounggon Kang,et al.  Extraction and modeling of physics-based gate resistance components in RF MOSFETs , 2006, Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[14]  Wooyeol Choi,et al.  Scalable Small-Signal Modeling of RF CMOS FET Based on 3-D EM-Based Extraction of Parasitic Effects and Its Application to Millimeter-Wave Amplifier Design , 2009, IEEE Transactions on Microwave Theory and Techniques.

[15]  H. Ammo,et al.  Layout optimization of RF CMOS in the 90nm generation by a physics-based model including the multi-finger wiring effect , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.