Level-hybrid optoelectronic TESH interconnection network

This paper discusses a hybrid optoelectronic scheme for a new interconnection network "Tori connected meshes (TESH)". The major features of TESH are the following: it is hierarchical, thus allowing exploitation of computation locality as well as easy expansion up to a million processors or devices, it permits efficient VLSI/ULSI realization, it is designed to make use of redundancy for defect circumvention, and it appears to be well suited for 3D stacked implementation. Here, we discuss a novel extension to these capabilities through the provision of optical interconnections at the highest level, while keeping the lower levels electronic through metal wires. The advantages of the resulting architecture, dubbed level-hybrid optoelectronic TESH, are the elimination of bottlenecks which typically occur at the highest level due to the aggregation of traffic, and the reduction of cost by using traditional wire channels at the lower levels - where optical links are deemed unnecessary.

[1]  Ray T. Chen,et al.  Fully embedded board-level guided-wave optoelectronic interconnects , 2000, Proceedings of the IEEE.

[2]  Vijay K. Jain,et al.  VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integration , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Yue Liu.  Heterogeneous integration of OE arrays with Si electronics and microoptics , 2002 .

[4]  Vijay K. Jain,et al.  Yield estimates for the TESH multicomputer network , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[5]  C. Bolchini.  Proceedings. 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  Vijay K. Jain,et al.  Automatic Reconfiguration and Yield of the TESH Multicomputer Network , 2002, IEEE Trans. Computers.

[7]  Andrew Clark,et al.  Commercialization of Honeywell's VCSEL technology: further developments , 2001, SPIE OPTO.

[8]  T. K. Woodward,et al.  Optical receivers for optoelectronic VLSI , 1996 .

[9]  E. Buzaneva,et al.  Frontiers of Nano-Optoelectronic Systems , 2000 .

[10]  Susumu Horiguchi,et al.  TESH: A New Hierarchical Interconnection Network for Massively Parallel Computing , 1997 .

[11]  Ashok V. Krishnamoorthy,et al.  Optoelectronic-VLSI: photonics integrated with VLSI circuits , 1998 .

[12]  Hans Opower.  Integrated silicon optoelectronics H. Zimmermann; Springer Series in Photonics, Springer Berlin, 2000, 329pp. , 2000 .

[13]  Ashok V. Krishnamoorthy,et al.  Scaling optoelectronic-VLSI circuits into the 21st century: a technology roadmap , 1996 .

[14]  R. Lytel,et al.  Optical interconnections within modern high-performance computing systems , 2000, Proceedings of the IEEE.