Phase noise optimization of CMOS VCO through harmonic tuning

An optimization technique for a low phase noise CMOS LC VCO is proposed. The combination of harmonic tuning and on-chip filtering improves both 1/f/sup 3/ and 1/f/sup 2/ phase noise more than 10 dB over a comparable reference VCO. A 2.7 V, 5.4 mA, 30% tuning range, 1 GHz voltage controlled oscillator (VCO) is designed with the technique and implemented in a 0.35 /spl mu/m CMOS process. The optimized 1 GHz CMOS differential VCO achieves -89 dBc/Hz, -116 dBc/Hz and -135 dBc/Hz at 10 kHz, 100 kHz, and 1 MHz offset frequencies from the carrier, respectively.

[1]  G. Li Puma,et al.  A 2-GHz low-phase-noise integrated LC-VCO set with flicker-noise upconversion minimization , 2000, IEEE Journal of Solid-State Circuits.

[2]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.

[3]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .

[4]  A. Abidi,et al.  Physical processes of phase noise in differential LC oscillators , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[5]  Bumman Kim,et al.  Low‐phase‐noise CMOS VCO with harmonically tuned LC tank , 2004 .

[6]  E. Klumperink,et al.  Intrinsic 1/f device noise reduction and its effect on phase noise in CMOS ring oscillators , 1999, IEEE J. Solid State Circuits.

[7]  E. Hegazi,et al.  23.4 A Filtering Technique to Lower Oscillator Phase Noise , 2008 .

[8]  Bumman Kim,et al.  A low phase-noise CMOS VCO with harmonic tuned LC tank , 2006, IEEE Transactions on Microwave Theory and Techniques.