FDTD modeling of void defects in VLSI interconnections