Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects

A novel equalized global link architecture and driver-receiver codesign flow are proposed for high-speed and low-energy on-chip communication by utilizing a continuous-time linear equalizer (CTLE). The proposed global link is analyzed using a linear system method, and the formula of CTLE eye opening is derived to provide high-level design guidelines and insights. Compared with the separate driver-receiver design flow, over 50% energy reduction is observed. The final optimal solution achieves 20-Gb/s signaling over 10 mm, 2.6- μm pitch on-chip transmission line with 15.5-ps/mm latency and 0.196-pJ/b energy using 45-nm technology. Monte Carlo simulation also shows that 3 σ/μ for power and delay variation in the proposed global link are 13.1% and 4.6%, respectively.

[1]  K. Masu,et al.  On-chip transmission line for long global interconnects , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[2]  Ling Zhang,et al.  On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Chung-Kuan Cheng,et al.  High-speed and low-power on-chip global link using continuous-time linear equalizer , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.

[4]  Ling Zhang,et al.  Design methodology of high performance on-chip global interconnect using terminated transmission-line , 2009, 2009 10th International Symposium on Quality Electronic Design.

[5]  Masanori Hashimoto,et al.  High performance on-chip differential signaling using passive compensation for global communication , 2009, 2009 Asia and South Pacific Design Automation Conference.

[6]  Eisse Mensink,et al.  A 0.28pJ/b 2Gb/s/ch Transceiver in 90nm CMOS for 10mm On-Chip interconnects , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Masanori Hashimoto,et al.  On-chip high performance signaling using passive compensation , 2008, 2008 IEEE International Conference on Computer Design.

[8]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Yi Zhu,et al.  Efficient and accurate eye diagram prediction for high speed signaling , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[10]  T. Hook,et al.  Analysis and Modeling of Threshold Voltage Mismatch for CMOS at 65 nm and Beyond , 2008, IEEE Electron Device Letters.

[11]  B. Nauta,et al.  A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects , 2006, IEEE Journal of Solid-State Circuits.

[12]  Vladimir Stojanovic,et al.  mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90 nm CMOS , 2009 .