Imprint lithography has been shown to be an effective technique for replication of nano-scale features. Jet and Flash Imprint Lithography* (J-FIL*) involves the field-by-field deposition and exposure of a low viscosity resist deposited by jetting technology onto the substrate. The patterned mask is lowered into the fluid which then quickly flows into the relief patterns in the mask by capillary action. Following this filling step, the resist is crosslinked under UV radiation, and then the mask is removed, leaving a patterned resist on the substrate. There are many criteria that determine whether a particular technology is ready for wafer manufacturing. For imprint lithography, recent attention has been given to the areas of overlay, throughput, defectivity, and mask replication. This paper reviews progress in these critical areas. Recent demonstrations have proven that mix and match overlay of less than 5nm can achieved. Further reductions require a higher order correction system. Modeling and experimental data are presented which provide a path towards reducing the overlay errors to less than 3nm. Throughput is mainly impacted by the fill time of the relief images on the mask. Improvement in resist materials provides a solution that allows 15 wafers per hour per station, or a tool throughput of 60 wafers per hour. Defectivity and mask life play a significant role relative to meeting the cost of ownership (CoO) requirements in the production of semiconductor devices. Hard particles on a wafer or mask create the possibility of inducing a permanent defect on the mask that can impact device yield and mask life. By using material methods to reduce particle shedding and by introducing an air curtain system, the lifetime of both the master mask and the replica mask can be extended. In this work, we report results that demonstrate a path towards achieving mask lifetimes of better than 1000 wafers. Finally, on the mask side, a new replication tool, the FPA-1100NR2 is introduced. Mask replication is required for nanoimprint lithography (NIL), and criteria that are crucial to the success of a replication platform include both particle control and IP accuracy. In particular, by improving the specifications on the mask chuck, residual errors of only 1nm can be realized.
[2]
S. V. Sreenivasan,et al.
Mask replication using jet and flash imprint lithography
,
2011
.
[3]
S. Chou,et al.
Nanoimprint Lithography
,
2010
.
[4]
Zhengmao Ye,et al.
High-throughput jet and flash imprint lithography for advanced semiconductor memory
,
2014,
Advanced Lithography.
[5]
Zhengmao Ye,et al.
Defect reduction for semiconductor memory applications using jet and flash imprint lithography
,
2013,
Advanced Lithography.
[6]
S. V. Sreenivasan,et al.
Defect reduction progress in step and flash imprint lithography
,
2007,
SPIE Photomask Technology.
[7]
A. Alec Talin,et al.
Template fabrication schemes for step and flash imprint lithography
,
2002
.
[8]
George M. Whitesides,et al.
Pattern transfer to silicon by microcontact printing and RIE
,
1996
.
[9]
Naoya Hayashi,et al.
Development of nanoimprint lithography templates toward high-volume manufacturing
,
2016
.
[10]
Ecron Thompson,et al.
Step and Repeat UV nanoimprint lithography tools and processes
,
2004,
SPIE Advanced Lithography.
[11]
Mitsuru Hiura,et al.
Defectivity and particle reduction for mask life extension, and imprint mask replication for high-volume semiconductor manufacturing
,
2016,
SPIE Advanced Lithography.