A 78mW 11.1Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS

Extending data rates to meet the I/O needs of future computing and network systems is complicated by limited channel bandwidth. While a DFE [1] can be used to compensate channel distortion, its power dissipation reduces link energy efficiency, which is vitally important in complex systems. One way of reducing DFE power consumption is to use current-integrating summers [2–5]. Previously published current-integrating DFEs operating above 5Gb/s [3, 5] were demonstrated on simple test chips lacking support circuitry for CDR and DFE adaptation functions. The architecture presented here includes additional data paths based on current-integrating summers to realize a fully integrated RX with CDR and continuous DFE adaptation. The design also features a digital calibration loop for setting the summer bias currents so that high performance is achieved over process variations and different data rates.

[1]  Jae-Yoon Sim,et al.  A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital Calibration , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  John Bulzacchelli,et al.  A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Daniel J. Friedman,et al.  A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology , 2009, IEEE J. Solid State Circuits.

[4]  Hong-June Park,et al.  A 2Gb/s 2-tap DFE receiver for mult-drop single-ended signaling systems with reduced noise , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.