Enhanced Cluster k-Ary n-Cube,

In this paper, we present a strongly fault-tolerant design for the k-ary n-cube multiprocessor and examine its reconfigurability. Our design augments the k-ary n-cube with ð k Þ n spare nodes. Each set of j n regular nodes is connected to a spare node and the spare nodes are interconnected as either a ð kÞ-ary n-cube if j 6 k or a hypercube of dimension n if j ¼ k. Our approach utilizes the capabilities of the wave-switching communication modules of the spare nodes to tolerate a large number of faulty nodes. Both theoretical and experimental results are examined. Compared with other proposed schemes, our approach can tolerate significantly more faulty nodes with a low overhead and no performance degradation.

[1]  John P. Hayes,et al.  Systematic Design of Fault-Tolerant Multiprocessors with Shared Buses , 1997, IEEE Trans. Computers.

[2]  José A. B. Fortes,et al.  A taxonomy of reconfiguration techniques for fault-tolerant processor arrays , 1990, Computer.

[3]  C. Y. Lee.  An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[4]  Frank Harary,et al.  Graph Theory , 2016 .

[5]  Steven L. Scott,et al.  The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus , 1996 .

[6]  Prithviraj Banerjee,et al.  Design and Evaluation of Hardware Strategies for Reconfiguring Hypercubes and Meshes Under Faults , 1994, IEEE Trans. Computers.

[7]  Rami G. Melhem,et al.  An Efficient Modular Spare Allocation Scheme and Its Application to Fault Tolerant Binary Hypercubes , 1991, IEEE Trans. Parallel Distributed Syst..

[8]  Nobuo Tsuda,et al.  Reconfigurable mesh-connected processor arrays using row-column bypassing and direct replacement , 2000, Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000.

[9]  Pedro López,et al.  Deadlock- and livelock-free routing protocols for wave switching , 1997, Proceedings 11th International Parallel Processing Symposium.

[10]  F. Leighton,et al.  Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes , 1991 .

[11]  Jehoshua Bruck,et al.  Fault-tolerant meshes with small degree , 1993, SPAA '93.

[12]  Baback A. Izadi.  Design of fault-tolerant distributed memory multiprocessors , 1996 .

[13]  Shantanu Dutt,et al.  Hardware-efficient and highly-reconfigurable 4- and 2-track fault-tolerant designs for mesh-connected multicomputers , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[14]  Rami G. Melhem,et al.  Routing in Modular Fault-Tolerant Multiprocessor Systems , 1995, IEEE Trans. Parallel Distributed Syst..

[15]  Sreejit Chakravarty,et al.  A Unified Approach to Designing Fault-Tolerant Processor Ensembles , 1988, ICPP.

[16]  Jehoshua Bruck,et al.  Efficient fault-tolerant mesh and hypercube architectures , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[17]  Rami G. Melhem,et al.  Channel Multiplexing in Modular Fault Tolerant Multiprocessors , 1991, ICPP.

[18]  Suku Nair,et al.  Algorithm-Based Fault Tolerance on a Hypercube Multiprocessor , 1990, IEEE Trans. Computers.

[19]  Myung M. Bae,et al.  Spare processor allocation for fault tolerance in torus-based multicomputers , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[20]  Michael D. Noakes,et al.  The J-machine multicomputer: an architectural evaluation , 1993, ISCA '93.

[21]  Joe Brandenburg.  Technology advances in the Intel Paragon system , 1993, SPAA '93.

[22]  Itsuo Takanami,et al.  Fault-Tolerant Processor Arrays Based on the 1½-Track Switches with Flexible Spare Distributions , 2000, IEEE Trans. Computers.

[23]  Mariagiovanna Sami,et al.  Fault Tolerance Techniques for Array Structures Used in Supercomputing , 1986, Computer.

[24]  Nian-Feng Tzeng.  A Cube-Connected Cycles Architecture with High Reliability and Improved Performance , 1993, IEEE Trans. Computers.

[25]  Jack J. Dongarra,et al.  The quest for petascale computing , 2001, Comput. Sci. Eng..

[26]  Jehoshua Bruck,et al.  Wildcard Dimensions, Coding Theory and Fault-Tolerant Meshes and Hybercubes , 1993, FTCS.

[27]  Adit D. Singh.  Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays , 1988, IEEE Trans. Computers.

[28]  Nobuo Tsuda.  Fault-Tolerant Processor Arrays Using Additional Bypass Linking Allocated by Graph-Node Coloring , 2000, IEEE Trans. Computers.

[29]  Prithviraj Banerjee.  Strategies for reconfiguring hypercubes under faults , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.