A high density CMOS process

A 3μ CMOS process yielding circuit densities comparable to 1.5μ design rules will be reported. The procedure was used to construct an 8b microcomputer for telecom use: clock frequency was 20MHz at 9V; 50k transistors were placed in an area of 31mm2.

[1]  Y. Tamminga,et al.  The Oxidation Inhibition in Nitrogen‐Implanted Silicon , 1982 .

[2]  W. Oswald,et al.  Dual Tone and MODEM Frequency Generator with On-Chip Filter and Voltage Reference , 1983, ESSCIRC '83: Ninth European Solid-State Circuits Conference.