An 11b 450 MS/s Three-Way Time-Interleaved Subranging Pipelined-SAR ADC in 65 nm CMOS

This paper presents an 11 bit 450 MS/s three-way time-interleaved (TI) subranging pipelined-successive approximation register (SAR) analog-to-digital converter (ADC). The proposed hybrid architecture combines the design benefits of different ADC structures to achieve a high conversion rate and accuracy with good power efficiency. The design employs multiple offset calibration schemes to compensate the offset mismatches at each stage. The solutions require less calibration efforts, thus allowing the ADC to achieve a compact area. Furthermore, a dynamic SAR controller embedded with error-decision-correction (EDC) logic is proposed to reduce large transition error. Measurement results on a 65 nm CMOS prototype operated at 450 MS/s and 1.2 V supply show 7.4 mW total power consumption with a peak signal-to-noise distortion ratio (SNDR) of 60.8 dB and an FOM of 32 fJ/conv.step at Nyquist.

[1]  Soon-Jyh Chang,et al.  10-bit 30-MS/s SAR ADC Using a Switchback Switching Method , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Hae-Seung Lee,et al.  A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration , 2014, IEEE Journal of Solid-State Circuits.

[3]  Franco Maloberti,et al.  A 5-Bit 1.25-GS/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[4]  J. Jacob Wikner,et al.  CMOS Data Converters for Communications , 2000 .

[5]  Franco Maloberti,et al.  A 50-fJ 10-b 160-MS/s Pipelined-SAR ADC Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation , 2012, IEEE Journal of Solid-State Circuits.

[6]  Yu Lin,et al.  An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[8]  Rui Paulo Martins,et al.  Thermal and Reference Noise Analysis of Time-Interleaving SAR and Partial-Interleaving Pipelined-SAR ADCs , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Rui Paulo Martins,et al.  A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[10]  Rui Paulo Martins,et al.  A 34fJ 10b 500 MS/s partial-interleaving pipelined SAR ADC , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[11]  Yuan Zhou,et al.  A 12b 160MS/s synchronous two-step SAR ADC achieving 20.7fJ/step FoM with opportunistic digital background calibration , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[12]  Ho-Jin Park,et al.  An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[13]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[14]  Rui Paulo Martins,et al.  An 11b 900 MS/s time-interleaved sub-ranging pipelined-SAR ADC , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[15]  Tai-Cheng Lee,et al.  A 12-bit 210-MS/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[16]  Rui Paulo Martins,et al.  A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[17]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[18]  Chun-Cheng Liu,et al.  A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[19]  Boris Murmann,et al.  A 160 MS/s, 11.1 mW, single-channel pipelined SAR ADC with 68.3 dB SNDR , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.