A design of low swing and multi threshold voltage based low power 12T SRAM cell

Proposed low power 12T MTCMOS based SRAM cell.Display Omitted A novel low power 12T MTCMOS based SRAM cell is proposed.Charge recycling technique used for reducing the current leakage during transition mode.Use voltage sources to reduce the dynamic power dissipation.Improving the stability of SRAM cell. This paper focuses on the design of a novel low power twelve transistor static random access memory (12T SRAM) cell. In the proposed structure two voltage sources are used, one connected with the bit line and the other one connected with the bitbar line in order to reduce the swing voltage at the output nodes of the bit and the bitbar lines, respectively. Reduction in swing voltage reduces the dynamic power dissipation when the SRAM cell is in working mode. Low threshold voltage (LVT) transmission gate (TG) and two high threshold voltage (HVT) sleep transistors are used for applying the charge recycling technique. The charge recycling technique reduces leakage current when the transistors change its state from sleep to active (OFF to ON condition) and active to sleep (ON to OFF condition) modes. Reduction in leakage current causes the reduction in static power dissipation. Stability of the proposed SRAM has also improved due to the reduction in swing voltage. Simulation results of power dissipation, access time, current leakage, stability and power delay product of the proposed SRAM cell have been determined and compared with those of some other existing models of SRAM cell. Simulation has been done in 45nm CMOS environment. Microwind 3.1 is used for schematic design and layout design purpose.

[1]  S. P. Ghoshal,et al.  Low static and dynamic power MTCMOS based 12T SRAM cell for high speed memory system , 2014, 2014 11th International Joint Conference on Computer Science and Software Engineering (JCSSE).

[2]  David Blaauw,et al.  Yield-Driven Near-Threshold SRAM Design , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Mohamed I. Elmasry,et al.  Adaptive Body Bias for Reducing the Impacts of NBTI and Process Variations on 6T SRAM Cells , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Chien-Yu Lu,et al.  A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.

[5]  吉富 貞幸,et al.  A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit , 2014 .

[6]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[7]  Ajay Kumar Singh,et al.  A proposed symmetric and balanced 11-T SRAM cell for lower power consumption , 2009, TENCON 2009 - 2009 IEEE Region 10 Conference.

[8]  Dhiraj K. Pradhan,et al.  Single ended 6T SRAM with isolated read-port for low-power embedded systems , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[9]  Atsushi Kawasumi,et al.  A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit , 2014, IEEE Journal of Solid-State Circuits.

[10]  Jason Liu,et al.  Circuit techniques for ultra-low power subthreshold SRAMs , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[11]  Binjie Cheng,et al.  Variability resilient low-power 7T-SRAM design for nano-scaled technologies , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[12]  Mohammad Sharifkhani,et al.  A Subthreshold Symmetric SRAM Cell With High Read Stability , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  N. Arora,et al.  Leakage reduction in differential 10T SRAM cell using Gated VDD control technique , 2012, 2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET).

[14]  Mohd. Hasan,et al.  Variability aware low leakage reliable SRAM cell design technique , 2012, Microelectron. Reliab..

[15]  Navneet Kaur,et al.  A novel low leakage and high density 5T CMOS SRAM Cell in 45nm technology , 2014, 2014 Recent Advances in Engineering and Computational Sciences (RAECS).

[16]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[18]  S. Sze.  High-speed semiconductor devices , 1990 .

[19]  Anantha Chandrakasan,et al.  MTCMOS hierarchical sizing based on mutual exclusive discharge patterns , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[20]  Ching-Te Chuang,et al.  Low-Power Multiport SRAM With Cross-Point Write Word-Lines, Shared Write Bit-Lines, and Shared Write Row-Access Transistors , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Magdy A. Bayoumi,et al.  Highly stable, dual-port, sub-threshold 7T SRAM cell for ultra-low power application , 2012, 10th IEEE International NEWCAS Conference.

[22]  Meng-Fan Chang,et al.  Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications , 2012, IEEE Journal of Solid-State Circuits.

[23]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[24]  Ken Choi,et al.  A novel 9T SRAM design in sub-threshold region , 2011, 2011 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY.

[25]  Kaushik Roy,et al.  Low-Power CMOS VLSI Circuit Design , 2000 .

[26]  S. P. Ghoshal,et al.  Power and Stability Analysis of a Proposed 12T MTCMOS SRAM Cell for Low Power Devices , 2014, 2014 Fourth International Conference on Advanced Computing & Communication Technologies.