Addressing Future Space Challenges using Reconfigurable Instruction Cell Based Architectures

Space exploration is evidence to the human desire to better understand our world and the universe that surrounds us. As NASA, ESA and other space agencies design and deploy missions to return to Moon and explore Mars and beyond, the realization is emerging that intelligent payloads must be developed that can respond to the uncertain surroundings autonomously. Space computation challenges have continuously increased in the last decade, and expected to increase further for future space missions. Rapid developments in semiconductor technologies have lead to progression in sensors technology and enormous increase in their capability and accuracy. Rich sensor data encourages researchers to investigate the addition of sophisticated and advanced algorithms in space vehicles to deal with the enormous amount of received data. This has increased the demand on the onboard processing capabilities. In addition, the new trend of shifting the data processing from on-ground to onboard has increased the request on the flexibility and adaptability for space processors. In this paper we discuss the possibility of applying the reconfigurable instruction cell architecture (RICA) in payload data processing. We propose a RICA based processor as a candidate for future space missions. A study of the suggested modifications for the RICA processor to meet future space computation challenges has also been discussed.

[1]  Ahmed O. El-Rayis,et al.  Localized Payload Management Approach to Payload Control and Data Acquisition Architecture for Space Applications , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[2]  Rebecca Castano,et al.  An onboard data analysis method to track the seasonal polar caps on Mars , 2005 .

[3]  R. Duren,et al.  Challenges of Remote FPGA Configuration for Space Applications , 2005, 2005 IEEE Aerospace Conference.

[4]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[5]  Tughrul Arslan,et al.  H.264/AVC In-Loop De-Blocking Filter Targeting a Dynamically Reconfigurable Instruction Cell Based Architecture , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[6]  Tughrul Arslan,et al.  The Reconfigurable Instruction Cell Array , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Mark E. Dunham,et al.  Challenges and Successes in Space Based Reconfigurable Computing , 2003, FPL.

[8]  Tughrul Arslan,et al.  H.264/AVC In-Loop De-Blocking Filter Targeting a Dynamically Reconfigurable Instruction Cell Based Architecture , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[9]  Ari K. Jónsson,et al.  Autonomy in Space: Current Capabilities and Future Challenge , 2007, AI Mag..

[10]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[11]  A.K. Jonsson,et al.  Autonomy in Space Exploration: Current Capabilities and Future Challenges , 2007, 2007 IEEE Aerospace Conference.

[12]  Tughrul Arslan,et al.  Pipelined Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a Reconfigurable Instruction Cell Architecture , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[13]  Jürgen Teich,et al.  Design Space Exploration for Massively Parallel Processor Arrays , 2001, PaCT.

[14]  Anwar S. Dawood,et al.  On-board satellite image compression using reconfigurable FPGAs , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..