Allocation of FPGA DSP-macros in multi-process high-level synthesis systems
暂无分享,去创建一个
[1] Stephen Neuendorffer,et al. FPGA Pipeline Synthesis Design Exploration Using Module Selection and Resource Sharing , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Philippe Coussy,et al. High-Level Synthesis: from Algorithm to Digital Circuit , 2008 .
[3] Daniel Gajski,et al. Component selection for high-performance pipelines , 1996, IEEE Trans. Very Large Scale Integr. Syst..
[4] Jason Cong,et al. Optimality study of resource binding with multi-Vdds , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[5] P. Cundall,et al. A discrete numerical model for granular assemblies , 1979 .
[6] Jason Cong,et al. Pattern-based behavior synthesis for FPGA resource reduction , 2008, FPGA '08.
[7] Jason Helge Anderson,et al. Impact of FPGA architecture on resource sharing in high-level synthesis , 2012, FPGA '12.
[8] Philippe Coussy,et al. High-Level Synthesis , 2008 .
[9] Salil Raje,et al. Generalized resource sharing , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[10] Bertrand Le Gal,et al. High-level synthesis for the design of FPGA-based signal processing systems , 2009, 2009 International Symposium on Systems, Architectures, Modeling, and Simulation.