Recursive Function Smoothing of Half-Perimeter Wirelength for Analytical Placement

Inspired by recent success of analytical placers that use a logarithm-sum-exponential (LSE) to smooth half-perimeter wirelength (HPWL), the authors consider in this paper two alternative smoothing methods for HPWL by recursive extension of two-variable max functions. A limited memory quasi-Newton solver is applied to solve the objective function combining both the smoothing function of HPWL and the penalty function that arises from cell density constraints. Experimental results show that our flow using these two smoothing functions and the solver produces placements with comparable HPWL compared to LSE smoothing-based methods. The placement flow also produces placements with comparable routability and routed wirelength but with shorter runtime

[1]  Andrew B. Kahng,et al.  Architecture and details of a high quality, large-scale analytical placer , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[2]  Andrew B. Kahng,et al.  Faster minimization of linear wirelength for global placement , 1997, ISPD '97.

[3]  Israel Zang,et al.  A smoothing-out technique for min—max optimization , 1980, Math. Program..

[4]  Andrew B. Kahng,et al.  Implementation and extensibility of an analytic placer , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  A. Kennings,et al.  Analytical minimization of half-perimeter wirelength , 2000, ASP-DAC '00.

[6]  Chris C. N. Chu,et al.  FastPlace: efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Joseph R. Shinnerl,et al.  Multilevel optimization for large-scale circuit placement , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[8]  Jason Cong,et al.  Multilevel generalized force-directed method for circuit placement , 2005, ISPD '05.

[9]  Bintong Chen,et al.  A Non-Interior-Point Continuation Method for Linear Complementarity Problems , 1993, SIAM J. Matrix Anal. Appl..

[10]  Georg Sigl,et al.  GORDIAN: VLSI placement by quadratic programming and slicing optimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Sachin S. Sapatnekar,et al.  A hybrid linear equation solver and its application in quadratic placement , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[12]  Joseph R. Shinnerl,et al.  mPL6: a robust multilevel mixed-size placement engine , 2005, ISPD '05.

[13]  Taraneh Taghavi,et al.  Dragon2005: large-scale mixed-size placement tool , 2005, ISPD '05.

[14]  Jason Cong,et al.  Routability-driven placement and white space allocation , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[15]  J. B. G. Frenk,et al.  Recursive Approximation of the High Dimensional Max Function , 2003, Oper. Res. Lett..

[16]  Igor L. Markov,et al.  Smoothening Max-terms and Analytical Minimization of Half-Perimeter Wirelength , 2022 .

[17]  John Lillis,et al.  A study of tighter lower bounds in LP relaxation based placement , 2005, GLSVLSI '05.

[18]  M. Marek-Sadowska,et al.  mFAR: fixed-points-addition-based VLSI placement algorithm , 2005, ISPD '05.

[19]  Jorge Nocedal,et al.  On the limited memory BFGS method for large scale optimization , 1989, Math. Program..

[20]  Andrew B. Kahng,et al.  Supply voltage degradation aware analytical placement , 2005, 2005 International Conference on Computer Design.

[21]  Frank M. Johannes,et al.  Generic global placement and floorplanning , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[22]  Gi-Joon Nam,et al.  The ISPD2005 placement contest and benchmark suite , 2005, ISPD '05.

[23]  Joseph R. Shinnerl,et al.  Large-scale circuit placement , 2005, TODE.

[24]  Konrad Doll,et al.  Analytical placement: a linear or a quadratic objective function? , 1991, 28th ACM/IEEE Design Automation Conference.

[25]  Albert E. Ruehli,et al.  Analytical power/timing optimization technique for digital system , 1977, DAC '77.

[26]  Andrew B. Kahng,et al.  Function smoothing with applications to VLSI layout , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[27]  Jorge Nocedal,et al.  Algorithm 778: L-BFGS-B: Fortran subroutines for large-scale bound-constrained optimization , 1997, TOMS.