Implementation and Test of Appearance-Based Vision Algorithms Using High-Level Synthesis in FPGA

This article presents an architecture to detect objects from images based on color and texture features. This architecture is simplified and efficient as a result of the optimization of Adequacy of Sum and Diference of Histograms(ASDH) for embebed systems. Our architecture was prototyped using LabVIEW FPGA which is a practical tool to develop high-level synthesis. We take advantage of LabVIEW FPGA to do rapid prototyping and implement the architecture and to make a general comparison among this architecture implemented with Hardware Description Language (HDL) and LabVIEW FPGA, this lets us analyze if the use of high level synthesis improve the systems performance. The use of high level synthesis give us an interesting option to improve in digital design made it the time of prototyping more shortly, efficiently and flexible for example in applications for vision systems.