Design of Efficient Adders For Assistive Devices

This paper represents reduced power, high delay performance and total power delay product of MOS size execution of domino logic full adder using GDI technique. The circuit is designed by Mentor Graphics Eldo Simulation Tool using 180nm Technology. The proposed circuit provides maximum critical delay 50ns at applied voltage of 1.2V and reduced power dissipation 33.167Pw.