From real-time emulation to ASIC integration for image processing applications

A methodology for automatically deriving image processing ASICs from their real-time emulation on the data-flow functional computer is presented. The aim of the method is to reduce the time and effort required to synthesize and validate ASICs after emulation. This is achieved by optimizing the architecture validated on the emulator and integrating the optimized resources. The paper presents the derivation of a 1100 MIPS defect detector.

[1]  R. V. Cherabuddi,et al.  Automated system partitioning for synthesis of multi-chip modules , 1994, Proceedings of 4th Great Lakes Symposium on VLSI.

[2]  B. Zavidovique,et al.  A data-flow processor for real-time low-level image processing , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[3]  Ting-Chi Wang,et al.  A graph theoretic technique to speed up floorplan area optimization , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[4]  Michel Dubois,et al.  RPM: A Rapid Prototyping Engine for Multiprocessor Systems , 1995, Computer.

[5]  M. Engels,et al.  Grape-II: A System-Level Prototyping Environment for DSP Applications , 1995, Computer.

[6]  G.M. Quenot,et al.  A reconfigurable compute engine for real-time vision automata prototyping , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[7]  A. Lynn Abbott,et al.  Image Processing on a Custom Computing Platform , 1994, FPL.

[8]  Hidetoshi Onodera,et al.  A performance-driven macro-block placer for architectural evaluation of ASIC designs , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[9]  Virginia H. Brecher.  New techniques for patterned wafer inspection based on a model of human preattentive vision , 1992, Defense, Security, and Sensing.

[10]  Vijay K. Madisetti,et al.  Rapid prototyping on the Georgia Tech digital signal multiprocessor , 1994, IEEE Trans. Signal Process..

[11]  Jack B. Dennis,et al.  Data Flow Supercomputers , 1980, Computer.

[12]  Bertrand Zavidovique,et al.  Mechanism to capture and communicate image-processing expertise , 1991, IEEE Software.

[13]  Régis Leveugle,et al.  Generation of optimized datapaths: bit-slice versus standard cells , 1992, Synthesis for Control Dominated Circuits.

[14]  Carl Sechen,et al.  A timing driven N-way chip and multi-chip partitioner , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[15]  Giovanni De Micheli,et al.  Partitioning of functional models of synchronous digital systems , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.