Parallel Acceleration Scheme for Monte Carlo Based SSTA Using Generalized STA Processing Element
暂无分享,去创建一个
[1] Jason Cong,et al. Accelerating Monte Carlo based SSTA using FPGA , 2010, FPGA '10.
[2] Hai Zhou,et al. Timing yield estimation using statistical static timing analysis , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[3] Sunil P. Khatri,et al. Accelerating statistical static timing analysis using graphics processing units , 2009, 2009 Asia and South Pacific Design Automation Conference.
[4] Lawrence T. Pileggi,et al. Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[5] Lawrence T. Pileggi,et al. STAC: statistical timing analysis with correlation , 2004, Proceedings. 41st Design Automation Conference, 2004..
[6] David Blaauw,et al. Statistical timing analysis using bounds and selective enumeration , 2003, TAU '02.
[7] Kazuya Masu,et al. Non-parametric statistical static timing analysis: An SSTA framework for arbitrary distribution , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[8] Kwang-Ting Cheng,et al. A path-based methodology for post-silicon timing validation , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[9] David Blaauw,et al. Efficient Monte Carlo based incremental statistical timing analysis , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[10] Hiroyuki Ochi,et al. A fully pipelined implementation of Monte Carlo based SSTA on FPGAs , 2011, 2011 12th International Symposium on Quality Electronic Design.
[11] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[12] Hongliang Chang,et al. Statistical timing analysis considering spatial correlations using a single PERT-like traversal , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).
[13] Andrzej J. Strojwas,et al. Statistical critical path analysis considering correlations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[14] David Kearney,et al. An FPGA Implementation of a Parallelized MT19937 Uniform Random Number Generator , 2009, EURASIP J. Embed. Syst..
[15] Sachin S. Sapatnekar,et al. Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.
[16] Sani R. Nassif,et al. A Methodology for Worst-Case Analysis of Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Michael Orshansky,et al. Fast statistical timing analysis handling arbitrary delay correlations , 2004, Proceedings. 41st Design Automation Conference, 2004..
[18] Melvin A. Breuer,et al. Diagnosis and Reliable Design of Digital Systems , 1977 .
[19] K. Ravindran,et al. First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] Wayne Luk,et al. Non-Uniform Random Number Generation Through Piecewise Linear Approximations , 2006, 2006 International Conference on Field Programmable Logic and Applications.
[21] Nagisa Ishiura,et al. High-Speed Logic Simulation on Vector Processors , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.