Memory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations

In this paper, we propose area-efficient Advanced Encryption Standard (AES) processor designs by applying a new common-subexpression-elimination (CSE) algorithm to the subfunctions that realize the various transformations in AES encryption and decryption. The first category of subfunctions is derived by combining adjacent transformations in each AES round into a new transformation. The other category of subfunctions is from the integrated transformations in the AES encryption and decryption process with shared common operations. Then the proposed bit-level CSE algorithm reduces further the area cost of realizing the subfunctions by extracting the common factors in the bit-level expressions of these subfunctions. The separate area-reduction effects of combinations, integrations, and CSE optimization mentioned above are analyzed in order to examine the efficiency of each technique. Cell-based implementation results show that the proposed AES designs can achieve am area reduction rate of about 20% compared with Synopsys optimization results

[1]  Akashi Satoh,et al.  A 10 Gbps full-AES crypto design with a twisted-BDD S-Box architecture , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Cheng-Wen Wu,et al.  A high-throughput low-cost AES processor , 2003, IEEE Communications Magazine.

[3]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Joan Daemen,et al.  AES Proposal : Rijndael , 1998 .

[5]  Akashi Satoh,et al.  Unified Hardware Architecture for 128-Bit Block Ciphers AES and Camellia , 2003, CHES.

[6]  Odysseas G. Koufopavlou,et al.  Architectures and VLSI Implementations of the AES-Proposal Rijndael , 2002, IEEE Trans. Computers.

[7]  Keshab K. Parhi,et al.  Implementation approaches for the Advanced Encryption Standard algorithm , 2002 .

[8]  Akashi Satoh,et al.  A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.

[9]  Vijay Kumar,et al.  Efficient Rijndael Encryption Implementation with Composite Field Arithmetic , 2001, CHES.

[10]  Elaine B. Barker,et al.  Report on the Development of the Advanced Encryption Standard (AES) , 2001, Journal of research of the National Institute of Standards and Technology.

[11]  Vincent Rijmen.  Efficient Implementation of the Rijndael S-box , 2000 .

[12]  Francisco Rodríguez-Henríquez,et al.  4.2 Gbit/s single-chip FPGA implementation of AES algorithm , 2003 .

[13]  Andreas Peter Burg,et al.  A 2 Gb/s balanced AES crypto-chip implementation , 2004, GLSVLSI '04.

[14]  Milos Drutarovský,et al.  Two Methods of Rijndael Implementation in Reconfigurable Hardware , 2001, CHES.

[15]  Shau-Yin Tseng,et al.  Integrated design of AES (Advanced Encryption Standard) encrypter and decrypter , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.

[16]  Trevor Mudge,et al.  A 2.3Gb/s fully integrated and synthesizable AES Rijndael core , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[17]  Ingrid Verbauwhede,et al.  Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm , 2001, CHES.