A sub-1 V, nanopower, ZTC based zero-VT temperature-compensated current reference

A nano-ampere current reference with temperature compensation operating is presented. The reference current is generated biasing a zero-VT transistor near its Zero-temperature coefficient (ZTC) point. Two versions were implemented in a 180 nm CMOS process. Both are designed using the same thermal compensation principle, but the second version uses an auxiliary circuit to compensate process variation. The circuits occupy 0.01 and 0.018 mm2 of silicon area while consuming around 30.5 and 122 nW at 27° C, respectively. Post-layout simulations present a reference current of 10.86 and 10.95 nA with a average temperature coefficient of 108 and 127 ppm/°C (100 Samples), under a temperature range from −20 to 120 °C, and a line sensitivity of 0.54 and 0.86 %/V at 0.9 V to 1.8 V of supply voltage, respectively.

[1]  Nobutaka Kuroki,et al.  A nano-ampere current reference circuit and its temperature dependence control by using temperature characteristics of carrier mobilities , 2010, 2010 Proceedings of ESSCIRC.

[2]  Sergio Bampi,et al.  A 0.45 V, 93 pW temperature-compensated CMOS voltage reference , 2017, 2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS).

[3]  Sergio Bampi,et al.  A 0.3 V, high-PSRR, picowatt NMOS-only voltage reference using zero-VT active loads , 2016, 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI).

[4]  Carlos Galup-Montoro,et al.  A 150nW 32 kHz mobility-compensated relaxation oscillator with +/−30ppm/°C temperature stability , 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

[5]  Sergio Bampi,et al.  EMI resisting MOSFET-Only Voltage Reference based on the ZTC condition , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[6]  Sergio Bampi,et al.  0.3 V supply, 17 ppm/°C 3-transistor picowatt voltage reference , 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

[7]  Arun Paidimarri,et al.  An RC Oscillator With Comparator Offset Cancellation , 2016, IEEE Journal of Solid-State Circuits.

[8]  Tetsuya Asai,et al.  A 1-$\mu\hbox{W}$ 600- $\hbox{ppm}/^{\circ}\hbox{C}$ Current Reference Circuit Consisting of Subthreshold CMOS Circuits , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Sergio Bampi,et al.  MOSFET ZTC condition analysis for a self-biased current reference design , 2015 .

[10]  Santiago Celma,et al.  Precision CMOS current reference with process and temperature compensation , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Giuseppe Iannaccone,et al.  Design of a nanopower current reference with reduced process variability , 2013 .

[12]  Kari Halonen,et al.  A 0.67- $\mu\text{W}$ 177-ppm/°C All-MOS Current Reference Circuit in a 0.18- $\mu\text{m}$ CMOS Technology , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Y. Amemiya,et al.  A 1-μW 600-ppm/◦C Current Reference Circuit Consisting of Subthreshold CMOS Circuits , 2010 .