Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL
暂无分享,去创建一个
[1] Robert C. Aitken,et al. Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).
[2] João Paulo Teixeira,et al. Sampling techniques of non-equally probable faults in VLSI systems , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[3] Javier Uceda,et al. A fault model for VHDL descriptions at the register transfer level , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.
[4] John Paul Shen,et al. Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.
[5] S. D. Millman,et al. Accurate modeling and simulation of bridging faults , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.
[6] Tracy Larrabee,et al. Charge-based fault simulation for CMOS network breaks , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Weiwei Mao,et al. Improving gate level fault coverage by RTL fault grading , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[8] Raul Camposano,et al. Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy , 1993, 30th ACM/IEEE Design Automation Conference.
[9] Michael S. Hsiao,et al. A new architectural-level fault simulation using propagation prediction of grouped fault-effects , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.
[10] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[11] Tracy Larrabee,et al. Bridge Fault Simulation Strategies for CMOS Integrated Circuits , 1993, 30th ACM/IEEE Design Automation Conference.
[12] Paolo Prinetto,et al. A new functional fault model for system-level descriptions , 1994, Proceedings of IEEE VLSI Test Symposium.
[13] John Paul Shen,et al. A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] João Paulo Teixeira,et al. On the design of a highly testable cell library , 1992, Microprocess. Microprogramming.
[15] Tracy Larrabee,et al. Testing CMOS logic gates for: realistic shorts , 1994, Proceedings., International Test Conference.
[16] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[17] M. Ray Mercer,et al. On the decline of testing efficiency as fault coverage approaches 100% , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[18] João Paulo Teixeira,et al. Defect-oriented IC test and diagnosis using VHDL fault simulation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[19] Jürgen Alt,et al. Simulation of non-classical faults on the gate level - The fault simulator COMSIM , 1993, Proceedings of IEEE International Test Conference - (ITC).
[20] Rosa Rodríguez-Montañés,et al. Bridging defects resistance measurements in a CMOS process , 1992, Proceedings International Test Conference 1992.