Arithmetic Circuits Combining Residue and Signed-Digit Representations
暂无分享,去创建一个
[1] Kensuke Shimizu,et al. Fast residue arithmetic multipliers based on signed-digit number system , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[2] Israel Koren. Computer arithmetic algorithms , 1993 .
[3] Hiroto Yasuura,et al. High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree , 1985, IEEE Transactions on Computers.
[4] Paul Jespers,et al. A new carry-free division algorithm and its application to a single-chip 1024-b RSA processor , 1989 .
[5] B. Vinnakota,et al. Fast conversion techniques for binary-residue number systems , 1994 .
[6] K. H. Wei. A Novel Residue Arithmetic Hardware Algorithm Using a Signed-Digit Number Representation , 2000 .
[7] Naofumi Takagi,et al. Design of high speed MOS multiplier and divider using redundant binary representation , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).
[8] Yuke Wang. Residue-to-binary converters based on new Chinese remainder theorems , 2000 .