论文信息 - CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power A/D converters

CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power A/D converters

We have developed a low-power, high-accuracy comparator composed of a dynamic latch and a CMOS charge transfer preamplifier (CT preamplifier). The CT preamplifier amplifies the input signal with no static power dissipation, and the operation is almost insensitive to the device parameter fluctuations. The low-power and high-accuracy comparator has been realized by combining the CT preamplifier with a dynamic latch circuit. The fluctuation in the offset voltage of a dynamic latch is reduced by a factor of the preamplifier gain. A 4-bit flash A/D converter circuit has been designed and fabricated by 0.6-/spl mu/m CMOS process. Low differential nonlinearity of less than /spl plusmn/4 mV has been verified by the measurements on test circuits, showing 8-bit resolution capability. Very low power operation at 4.3 /spl mu/W per MS/s per comparator has also been achieved.

T. Shibata | T. Ohmi | K. Kotani

[1] L. G. Heller,et al. High sensitivity charge-transfer sense amplifier , 1975 .

[2] A. Dingwall,et al. An 8-MHz CMOS subranging 8-bit A/D converter , 1985, IEEE Journal of Solid-State Circuits.

[3] S. Hosotani,et al. An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumption , 1990 .

[4] Akira Matsuzawa,et al. A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC , 1993 .

[5] K. Hirata,et al. A 10 b 50 MHz pipelined CMOS A/D converter with S/H , 1993 .

[6] Tadahiro Ohmi,et al. DC-current-free low-power A/D converter circuitry using dynamic latch comparators with divided-capacitance voltage reference , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[7] Shibata,et al. CMOS Charge-transfer Preamplifier For Offset-fluctuation In Low-power, High-accuracy Comparators , 1997, Symposium 1997 on VLSI Circuits.