High-Throughput LDPC Decoder on Low-Power Embedded Processors

Real-time efficient implementations of LDPC decoders have long been considered exclusively reachable using dedicated hardware architectures. Attempts to implement LDPC decoders on CPU and GPU devices have lead to high power consumptions as well as high processing latencies that are incompatible with most embedded and mobile transmission systems. In this letter, we propose ARM-based decoders that go from 50 to 100 Mbps while executing 10 layered-decoding iterations. We hereby demonstrate that efficient LDPC decoders can be implemented on a low-power programmable architecture. The proposed decoders are competitive with recent GPU related works. Therefore, software LDPC decoders constitute a response to software defined radio constraints.

[1]  Gabriel Falcao,et al.  Flexible design of wide-pipeline-based WiMAX QC-LDPC decoder architectures on FPGAs using high-level synthesis , 2014 .

[2]  Leonel Sousa,et al.  Massively LDPC Decoding on Multicore Architectures , 2011, IEEE Transactions on Parallel and Distributed Systems.

[3]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[4]  Joseph R. Cavallaro,et al.  High throughput low latency LDPC decoding on GPU for SDR systems , 2013, 2013 IEEE Global Conference on Signal and Information Processing.

[5]  Jinghu Chen,et al.  Near optimum universal belief propagation based decoding of low-density parity check codes , 2002, IEEE Trans. Commun..

[6]  Emmanuel Boutillon,et al.  Architecture and Finite Precision Optimization for Layered LDPC Decoders , 2010, 2010 IEEE Workshop On Signal Processing Systems.

[7]  Bertrand Le Gal,et al.  GPU-like on-chip system for decoding LDPC codes , 2014, ACM Trans. Embed. Comput. Syst..

[8]  Joseph R. Cavallaro,et al.  A massively parallel implementation of QC-LDPC decoder on GPU , 2011, 2011 IEEE 9th Symposium on Application Specific Processors (SASP).

[9]  Leonel Sousa,et al.  High coded data rate and multicodeword WiMAX LDPC decoding on Cell/BE , 2008 .

[10]  Leonel Sousa,et al.  GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection , 2011 .

[11]  Jerker Björkqvist,et al.  Efficient GPU and CPU-based LDPC decoders for long codewords , 2012 .

[12]  Xia Pan,et al.  A high throughput LDPC decoder in CMMB based on virtual radio , 2013, 2013 IEEE Wireless Communications and Networking Conference Workshops (WCNCW).

[13]  Yong Lin,et al.  High Throughput LDPC Decoder on GPU , 2014, IEEE Communications Letters.

[14]  Marco Baldi,et al.  On the applicability of the most reliable basis algorithm for LDPC decoding in telecommand links , 2015, 2015 6th International Conference on Information and Communication Systems (ICICS).

[15]  Ying Zhang,et al.  Efficient graphics processing unit based layered decoders for quasicyclic low‐density parity‐check codes , 2015, Concurr. Comput. Pract. Exp..

[16]  Jerker Björkqvist,et al.  Performance evaluation of LDPC decoding on a general purpose mobile CPU , 2013, 2013 IEEE Global Conference on Signal and Information Processing.

[17]  Xiao Han,et al.  Implementation of IEEE 802.11n LDPC codes based on general purpose processors , 2013, 2013 15th IEEE International Conference on Communication Technology.

[18]  Bertrand Le Gal,et al.  A High Throughput Efficient Approach for Decoding LDPC Codes onto GPU Devices , 2014, IEEE Embedded Systems Letters.