Embedded DRAM technologies

Issues on embedded DRAM technologies including their applications, process options, and tradeoffs are discussed. Real implementations of the embedded DRAM technologies with 0.5 /spl mu/m, 0.35 /spl mu/m, and 0.25 /spl mu/m are also presented. The embedded DRAM technologies will be used to realize high bandwidth and low power operation.

[1]  S.S. Iyer,et al.  Integration of trench DRAM into a high-performance 0.18 /spl mu/m logic technology with copper BEOL , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[2]  Ishibashi,et al.  A Fully Printable, Self-aligned And Planarized Stacked Capacitor DRAM Cell Technology For 1Gbit DRAM And Beyond , 1997, 1997 Symposium on VLSI Technology.

[3]  T. Sakurai,et al.  New embedded DRAM technology using self-aligned salicide block (SSB) process for 0.18 /spl mu/m SOC (system on a chip) , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[4]  Gary B. Bronner,et al.  Trade-offs in the integration of high performance devices with trench capacitor DRAM , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[5]  H. Koike,et al.  Embedded DRAM technology: past, present and future , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[6]  Hiroshi Sato,et al.  Fully integrated embedded DRAM technologies with high performance logic and commodity DRAM cells for system-on-a-chip , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).