A world's first product of three-dimensional vertical NAND Flash memory and beyond

In this work, we present a 3D 128Gb 2bit/cell vertical-NAND (V-NAND) Flash product. The use of barrier-engineered materials and gate all-around structure in the 3D V-NAND cell exhibits advantages over 1xnm planar NAND, such as small Vth shift due to small cell coupling and narrow natural Vth distribution. Also, a negative counter-pulse scheme realizes a tightly programmed cell distribution. In order to reduce the effect of a large WL coupling, a glitch-canceling discharge scheme and a pre-offset control scheme is implemented. Furthermore, an external high-voltage supply scheme along with the proper protection scheme for a high-voltage failure is used to achieve low power consumption. The chip accomplishes 50MB/s write throughput with 3K endurance for typical embedded applications. Also, extended endurance of 35K is achieved with 36MB/s of write throughput for data center and enterprise SSD applications. And 2nd generation of 3D V-NAND opens up a whole new world at SSD endurance, density and battery life for portables.

[1]  Krishna Parat,et al.  25nm 64Gb MLC NAND technology and scaling challenges invited paper , 2010, 2010 International Electron Devices Meeting.

[2]  Takashi Maeda,et al.  Multi-stacked 1G cell/layer Pipe-shaped BiCS flash memory , 2009, 2009 Symposium on VLSI Circuits.

[3]  Ali Mohammadzadeh,et al.  19.1 A 128Gb MLC NAND-Flash device using 16nm planar cell , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4]  Sung-Soo Lee,et al.  A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technology , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Kuo-Pin Chang,et al.  Study of fast initial charge loss and it's impact on the programmed states Vt distribution of charge-trapping NAND Flash , 2010, 2010 International Electron Devices Meeting.

[6]  Byung-Gil Jeon,et al.  A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Akihiro Nitayama,et al.  Bit Cost Scalable (BiCS) technology for future ultra high density storage memories , 2013, 2013 Symposium on VLSI Technology.

[8]  Sungjin Lee,et al.  Lifetime management of flash-based SSDs using recovery-aware dynamic throttling , 2012, FAST.

[9]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[10]  Shinsugita-cho Isogo-ku,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007 .

[11]  Soonwook Hwang,et al.  A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  Kyungmin Kim,et al.  A 159mm2 32nm 32Gb MLC NAND-flash memory with 200MB/s asynchronous DDR interface , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).