A Cache-Based Flash Translation Layer for TLC-Based Multimedia Storage Devices

Current triple-level cell (TLC)-based solids-tate drives used in multimedia storage devices support multichannel access to increase capacity and throughput. Unfortunately, current state-of-the-art FTL algorithms must employ selective caching for inquiring about the address mapping information, which causes low space utilization, a large flash memory requirement, and performance degradation. In this article, the <u>Ca</u>che-<u>b</u>ased Flash Translation Layer (Cab-FTL) is proposed for TLC-based multimedia storage devices. Cab-FTL enhances the read and write performances by achieving high space utilization while reducing the size of the mapping tables to 1.68% compared to DFTL. Despite a caching of the mapping tables in DRAM, Cab-FTL achieves a fast system boot using its fast wake-up mechanism.

[1]  Kyu Ho Park,et al.  A hybrid flash translation layer with adaptive merge for SSDs , 2011, TOS.

[2]  Young-Jin Kim,et al.  LAST: locality-aware sector translation for NAND flash memory-based storage systems , 2008, OPSR.

[3]  Heeseung Jo,et al.  Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme , 2010, TECS.

[4]  Yeonseung Ryu,et al.  A Flash Translation Layer for nand Flash-Based Multimedia Storage Devices , 2011, IEEE Transactions on Multimedia.

[5]  O. Khan,et al.  ACM Transactions on Embedded Computing Systems continued on back cover , 2018 .

[6]  Umakishore Ramachandran,et al.  Impact of flash memory on video-on-demand storage: analysis of tradeoffs , 2011, MMSys.

[7]  Li-Pin Chang,et al.  A Hybrid Approach to NAND-Flash-Based Solid-State Disks , 2010, IEEE Transactions on Computers.

[8]  Sang Lyul Min,et al.  A space-efficient flash translation layer for CompactFlash systems , 2002, IEEE Trans. Consumer Electron..

[9]  Charles C. Weems,et al.  Sub-grouped superblock management for high-performance flash storages , 2009, IEICE Electron. Express.

[10]  Jin-Soo Kim,et al.  A methodology for extracting performance parameters in solid state disks (SSDs) , 2009, 2009 IEEE International Symposium on Modeling, Analysis & Simulation of Computer and Telecommunication Systems.

[11]  Zili Shao,et al.  MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Chung-Hsien Wu,et al.  MFTL: A Design and Implementation for MLC Flash Memory Storage Systems , 2012, TOS.

[13]  Sang-Won Lee,et al.  A log buffer-based flash translation layer using fully-associative sector translation , 2007, TECS.

[14]  Hong Jiang,et al.  Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity , 2011, ICS '11.

[15]  Youngjae Kim,et al.  DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings , 2009, ASPLOS.

[16]  Seung Ryoul Maeng,et al.  A Buffer Management Issue in Designing SSDs for LFSs , 2010, IEICE Trans. Inf. Syst..

[17]  Tei-Wei Kuo,et al.  Efficient identification of hot data for flash memory storage systems , 2006, TOS.

[18]  Seung Ryoul Maeng,et al.  Sector log: fine-grained storage management for solid state drives , 2011, SAC '11.

[19]  KimJin-Soo,et al.  A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications , 2008 .

[20]  Tei-Wei Kuo,et al.  A Management Strategy for the Reliability and Performance Improvement of MLC-Based Flash-Memory Storage Systems , 2011, IEEE Transactions on Computers.

[21]  Zili Shao,et al.  Demand-based block-level address mapping in large-scale NAND flash storage systems , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).