Requirements for Time-to-Digital Converters in the context of digital-PLL based Frequency Synthesis and GSM Modulation

A key issue in proceeding the digitization of phase-locked loops (PLLs) is the realization of proper phase detectors in the digital domain. This paper presents simulative analysis of the properties and requirements for time-to-digital converters (TDCs) used for phase comparison in digitized fractional-N modulators with two-point modulation. Effects due to quantization of the TDC on frequency synthesis as well as GSM modulation quality are considered, defining the realization requirements for a transmitter

[1]  R. Weigel,et al.  Low Phase Noise Frequency-Synthesizer with Very High Frequency-Resolution for GSM 900/DCS 1800 , 2000, 2000 30th European Microwave Conference.

[2]  Orla Feely,et al.  Phase-jitter dynamics of digital phase-locked loops , 1999 .

[3]  L. Maurer,et al.  Reconfigurable mixed-signal single-chip transmitter for multistandard-terminals , 2005, 2005 European Microwave Conference.

[4]  B. Neurauter,et al.  GSM 900/DCS 1800 fractional-N modulator with two-point-modulation , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).