Correction of operational amplifier gain error in pipelined A/D converters
暂无分享,去创建一个
[1] K. Nagaraj. Area-efficient self-calibration technique for pipe-lined algorithmic A/D converters , 1996 .
[2] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .
[3] Hae-Seung Lee. A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC , 1994 .
[4] Ian Galton,et al. Gain error correction technique for pipelined analogue-to-digital converters , 2000 .
[5] S.H. Lewis,et al. An 8b 80MSample/s pipelined ADC with background calibration , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[6] Hae-Seung Lee,et al. A high-swing 2-V CMOS operational amplifier with replica-amp gain enhancement , 1993 .