Programming paradigm of a microcontroller with hardware scheduler engine and independent pipeline registers - a software approach

In computer science, for embedded field only two types of microcontrollers exists, that can be used to develop a working system. You can use a single core or a multicore which is much faster but will not be the equivalent of a single core multiple with the numbers of cores, because a small part from the power will be used for inter process communications. Our approach is a little bit different because we use a single core CPU that have a number of finite task that act like different CPU's. In this new architecture there is no need for inter process communication because the processor is a single core and the hardware tasks use the same resources as others. The peripherals of this architecture will improve interrupt latencies and task switching times, what makes this microcontroller the best choice when it comes in interrupt response time.

[1]  Z. Wu Making C++ a distributed programming language , 1993, 1993 4th Workshop on Future Trends of Distributed Computing Systems.

[2]  Chen Ye,et al.  Application and Research of C Language Programming Examination System Based on B/S , 2010, 2010 Third International Symposium on Information Processing.

[3]  Ioan Ungurean,et al.  CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Gheorghita Gaitan,et al.  Dual priority scheduling algorithm used in the nMPRA microcontrollers: Subtitle as needed (paper subtitle) , 2014, 2014 18th International Conference on System Theory, Control and Computing (ICSTCC).

[5]  Vasile Gheorghita Gaitan,et al.  Hardware event treating in nMPRA , 2014, 2014 International Conference on Development and Application Systems (DAS).

[6]  Nicoleta Cristina Gaitan,et al.  Using Dual Priority scheduling to improve the resource utilization in the nMPRA microcontrollers , 2014, 2014 International Conference on Development and Application Systems (DAS).

[7]  Ioan Ungurean,et al.  Hardware event handling in the hardware real-time operating systems , 2014, 2014 18th International Conference on System Theory, Control and Computing (ICSTCC).

[8]  Nicoleta Cristina Gaitan,et al.  Improving interrupt handling in the nMPRA , 2014, 2014 International Conference on Development and Application Systems (DAS).