Analog Operation Temperature Dependence of nMOS Junctionless Transistors Focusing on Harmonic Distortion

This paper performs a comparative study of the analog performance of Junctionless Nanowire Transistors (JNTs) and classical Trigate inversion mode (IM) devices focusing on the harmonic distortion. The study has been carried out in the temperature range of 223 K up to 473 K. The non-linearity or harmonic distortion (HD) has been evaluated in terms of the total and the third order distortions (THD and HD3, respectively) at a fixed input bias and at a targeted output swing. Several parameters important for the HD evaluation have also been observed such as the transconductance to the drain current ratio (g m/I DS ), the Early voltage (V EA ) and the intrinsic voltage gain (A V). Trigate devices showed maximum A V around room temperature whereas in JNTs the intrinsic voltage gain increases with the temperature. Due to the different AV characteristics, Junctionless transistors present improved HD at higher temperatures whereas inversion mode Trigate devices show better HD properties at room temperature. When both devices are compared, Junctionless transistors pres ent better THD and HD3 with respect to the IM Trigate devices. IndexTerms . Multiple Gate Transistor, Junctionless, Silicon-On-Insulator, Harmonic Distortion, Analog Operation.

[1]  Marcelo Antonio Pavanello,et al.  Analog performance of standard and strained triple-gate silicon-on-insulator nFinFETs , 2008 .

[2]  Ran Yan,et al.  Junctionless Multiple-Gate Transistors for Analog Applications , 2011, IEEE Transactions on Electron Devices.

[3]  Marcelo Antonio Pavanello,et al.  Cryogenic operation of FinFETs aiming at analog applications , 2009 .

[4]  G. Groenewold,et al.  Systematic distortion analysis for MOSFET integrators with use of a new MOSFET model , 1994 .

[5]  Chi-Woo Lee,et al.  High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.

[6]  B. McCarthy,et al.  SOI gated resistor: CMOS without junctions , 2009, 2009 IEEE International SOI Conference.

[7]  R. van Langevelde,et al.  Effect of gate-field dependent mobility degradation on distortion analysis in MOSFETs , 1997 .

[8]  E Simoen,et al.  Harmonic Distortion of Unstrained and Strained FinFETs Operating in Saturation , 2010, IEEE Transactions on Electron Devices.

[9]  Willy Sansen,et al.  Distortion in elementary transistor circuits , 1999 .

[10]  Chi-Woo Lee,et al.  Low subthreshold slope in junctionless multigate transistors , 2010 .

[11]  Denis Flandre,et al.  Integral function method for determination of nonlinear harmonic distortion , 2004 .

[12]  Denis Flandre,et al.  ased Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Silicon-on-Insulator , 1996 .

[13]  G. Knoblinger,et al.  Temperature effects on trigate SOI MOSFETs , 2006, IEEE Electron Device Letters.

[14]  Miss A.O. Penney.  (b) , 1974, The New Yale Book of Quotations.

[15]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[16]  R.V.H. Booth,et al.  Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's , 1987 .

[17]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[18]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[19]  A. Kranti,et al.  Analog operation of junctionless transistors at cryogenic temperatures , 2010, 2010 IEEE International SOI Conference (SOI).

[20]  Chi-Woo Lee,et al.  Reduced electric field in junctionless transistors , 2010 .