Virtual logic netlist: Enabling efficient RTL analysis

Early design analysis is essential for better design definition and efficient balancing of design effort and risk. In this paper, we introduce the concept of virtual logic netlist (VLN), a potentially incomplete yet representative hierarchical and logical netlist graph of the design. VLN enables early and rapid register transfer level (RTL) analysis using accurate backend tool engines without the need for time-intensive synthesis techniques. We discuss the creation of a VLN, and its application to enable RTL clock gating analysis. Experimental evaluation performed on the IBM POWER8 microprocessor chip showed an error of less than 2%, and a TAT improvement of atleast 250x, when compared to full netlist based analysis.

[1]  Nikhil Sharma,et al.  Non-cycle-accurate Sequential Equivalence Checking , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[2]  Victor V. Zyuban,et al.  Efficient PVT independent abstraction of large IP blocks for hierarchical power analysis , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  Cindy Eisner,et al.  Resurrecting infeasible clock-gating functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[4]  Pradip Bose,et al.  Stretching the limits of clock-gating efficiency in server-class processors , 2005, 11th International Symposium on High-Performance Computer Architecture.

[5]  Malgorzata Marek-Sadowska,et al.  Multilevel logic synthesis for arithmetic functions , 1996, 33rd Design Automation Conference Proceedings, 1996.

[6]  Christopher Gonzalez,et al.  5.1 POWER8TM: A 12-core server-class processor in 22nm SOI with 7.6Tb/s off-chip bandwidth , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[7]  Maciej J. Ciesielski,et al.  BDD decomposition for efficient logic synthesis , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[8]  Jason Baumgartner,et al.  Scalable Sequential Equivalence Checking across Arbitrary Design Transformations , 2006, 2006 International Conference on Computer Design.

[9]  Shih-Chieh Chang,et al.  A novel sequential circuit optimization with clock gating logic , 2008, ICCAD 2008.

[10]  Larry L. Biro,et al.  Power considerations in the design of the Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[12]  Kaushik Roy,et al.  A graph-based synthesis algorithm for AND/XOR networks , 1997, DAC.

[13]  Aaron P. Hurst.  Automatic synthesis of clock gating logic with controlled netlist perturbation , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[14]  Shobha Vasudevan,et al.  Variation-Conscious Formal Timing Verification in RTL , 2011, 2011 24th Internatioal Conference on VLSI Design.