A methodology for formal analysis and verification of EAST-ADL models

The architectural design of embedded software has a direct impact on the final implementation, with respect to performance and other quality attributes. Therefore, guaranteeing that an architectural model meets the specified requirements is beneficial for detecting software flaws early in the development process. In this paper, we present a formal modeling and verification methodology for safety-critical automotive products that are originally described in the domain-specific architectural language East-adl. We propose a model-based approach that integrates the architectural models with component-aware model checking, and describe its tool support called ViTAL. The functional and timing behavior of each function block in the East-adl model, as well as the interactions between function blocks are formally captured and expressed as Timed Automata models, which have precise semantics and can be formally verified with ViTAL. Furthermore, we show how our approach, supported by ViTAL, can be used to formally prove that the East-adl system model fulfills the specified real-time requirements and behavioral constraints. We demonstrate that the approach improves the modeling and verification capability of East-adl and identifies dependencies, as well as potential conflicts between different automotive functions before implementation. The method is substantiated by verifying an automotive braking system model, with respect to particular functional and timing requirements.

[1]  Rolf Dach,et al.  Technical Report 2012 , 2013 .

[2]  Kim G. Larsen,et al.  ECDAR: An Environment for Compositional Design and Analysis of Real Time Systems , 2010, ATVA.

[3]  Charles André,et al.  Marte CCSL to Execute East-ADL Timing Requirements , 2009, 2009 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing.

[4]  Wang Yi,et al.  Partial Order Reductions for Timed Systems , 1998, CONCUR.

[5]  Rolf Johansson,et al.  The EAST-ADL Architecture Description Language for Automotive Embedded Software , 2007, Model-Based Engineering of Embedded Real-Time Systems.

[6]  Joël Champeau,et al.  AADL model transformation for formal verification , 2008 .

[7]  Laurent Pautet,et al.  From the prototype to the final embedded system using the Ocarina AADL tool suite , 2008, TECS.

[8]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[9]  John Håkansson,et al.  Component-Based Design and Analysis of Embedded Systems with UPPAAL PORT , 2008, ATVA.

[10]  Pierre Wolper,et al.  Using partial orders for the efficient verification of deadlock freedom and safety properties , 1991, Formal Methods Syst. Des..

[11]  Pierre-Yves Schobbens,et al.  Towards Formal Energy and Time Aware Behaviors in EAST-ADL: An MDE Approach , 2012, 2012 12th International Conference on Quality Software.

[12]  Rolf Johansson,et al.  Model-Based Safety Engineering of Interdependent Functions in Automotive Vehicles Using EAST-ADL2 , 2010, SAFECOMP.

[13]  Manfred Broy,et al.  Challenges in automotive software engineering , 2006, ICSE.

[14]  Eun-Young Kang,et al.  Bridging the Semantic Gap between Abstract Models of Embedded Systems , 2010, CBSE.

[15]  Pierre-Yves Schobbens,et al.  Verifying Functional Behaviors of Automotive Products in EAST-ADL2 Using UPPAAL-PORT , 2011, SAFECOMP.

[16]  Ivar Jacobson,et al.  Unified Modeling Language User Guide, The (2nd Edition) (Addison-Wesley Object Technology Series) , 2005 .

[17]  Frédéric Jouault,et al.  Transforming Models with ATL , 2005, MoDELS.

[18]  Philippe Dhaussy,et al.  AADL Execution Semantics Transformation for Formal Verification , 2008, 13th IEEE International Conference on Engineering of Complex Computer Systems (iceccs 2008).

[19]  Mamoun Filali,et al.  Formal Verification of AADL models with Fiacre and Tina , 2010 .

[20]  Robert de Simone,et al.  Modeling of immediate vs. delayed data communications: from AADL to UML Marte , 2007, FDL.

[21]  P. S. Thiagarajan,et al.  Proceedings of the 5th international conference on Formal modeling and analysis of timed systems , 2007 .

[22]  John Håkansson,et al.  Partial Order Reduction for Verification of Real-Time Components , 2007, FORMATS.

[23]  Paul Pettersson,et al.  ViTAL: A Verification Tool for EAST-ADL Models Using UPPAAL PORT , 2012, 2012 IEEE 17th International Conference on Engineering of Complex Computer Systems.

[24]  John Håkansson,et al.  SaveCCM: An Analysable Component Model for Real-Time Systems , 2006, FACS.

[25]  Sébastien Gérard,et al.  Managing Complexity of Automotive Electronics Using the EAST-ADL , 2007, 12th IEEE International Conference on Engineering Complex Computer Systems (ICECCS 2007).

[26]  Paul Pettersson,et al.  ABV - A Verifier for the Architecture Analysis and Design Language (AADL) , 2011, 2011 16th IEEE International Conference on Engineering of Complex Computer Systems.

[27]  Dejiu Chen Towards the Integration of UPPAAL for Formal Verification of EAST-ADL Timing Constraint Specification , 2011 .

[28]  Lei Feng,et al.  Verifying system behaviors in EAST-ADL2 with the SPIN model checker , 2010, 2010 IEEE International Conference on Mechatronics and Automation.

[29]  Hans Hansson,et al.  The SaveCCM Language Reference Manual , 2007 .