4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process

In this paper, the fabrication and electrical performance optimization of a four-levels vertically stacked Si0.7Ge0.3 channel nanowires gate-all-around transistor are explored in detail. First, a high crystalline quality and uniform stacked Si0.7Ge0.3/Si film is achieved by optimizing the epitaxial growth process and a vertical profile of stacked Si0.7Ge0.3/Si fin is attained by further optimizing the etching process under the HBr/He/O2 plasma. Moreover, a novel ACT@SG-201 solution without any dilution at the temperature of 40 °C is chosen as the optimal etching solution for the release process of Si0.7Ge0.3 channel. As a result, the selectivity of Si to Si0.7Ge0.3 can reach 32.84 with a signature of “rectangular” Si0.7Ge0.3 extremities after channel release. Based on these newly developed processes, a 4-levels vertically stacked Si0.7Ge0.3 nanowires gate-all-around device is prepared successfully. An excellent subthreshold slope of 77 mV/dec, drain induced barrier-lowering of 19 mV/V, Ion/Ioff ratio of 9 × 105 and maximum of transconductance of ~83.35 μS/μm are demonstrated. However, its driven current is only ~38.6 μA/μm under VDS = VGS = −0.8 V due to its large resistance of source and drain (9.2 × 105 Ω). Therefore, a source and drain silicide process is implemented and its driven current can increase to 258.6 μA/μm (about 6.7 times) due to the decrease of resistance of source and drain to 6.4 × 104 Ω. Meanwhile, it is found that a slight increase of leakage after the silicide process online results in a slight deterioration of the subthreshold slope and Ion/Ioff ratio. Its leakage performance needs to be further improved through the co-optimization of source and drain implantation and silicide process in the future.

[1]  Jun Luo,et al.  Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication and Its Electrical Characteristics , 2021, Nanomaterials.

[2]  A. Du,et al.  Selective wet etching in fabricating SiGe nanowires with TMAH solution for gate-all-around MOSFETs , 2020, Journal of Materials Science: Materials in Electronics.

[3]  G. Pavlidis,et al.  Monitoring the Joule heating profile of GaN/SiC high electron mobility transistors via cross-sectional thermal imaging , 2020 .

[4]  Guilei Wang,et al.  Key Process Technologies for Stacked Double Si0.7Ge0.3 Channel Nanowires Fabrication , 2020 .

[5]  Xinyu Liu,et al.  High-mobility SiC MOSFET with low density of interface traps using high pressure microwave plasma oxidation , 2020 .

[6]  A. Du,et al.  Investigation on the formation technique of SiGe Fin for the high mobility channel FinFET device , 2019, Journal of Materials Science: Materials in Electronics.

[7]  A. Hikavyy,et al.  Vertical Nanowire and Nanosheet FETs: Device Features, Novel Schemes for Improved Process Control and Enhanced Mobility, Potential for Faster & More Energy Efficient Circuits , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[8]  O. Richard,et al.  3D characterization of nanowire devices with STEM based modes , 2019, Semiconductor Science and Technology.

[9]  V. Narayanan,et al.  Toward High Performance SiGe Channel CMOS: Design of High Electron Mobility in SiGe nFinFETs Outperforming Si , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[10]  Farid Sebaai,et al.  Selective Wet Etching in Fabricating SiGe and Ge Nanowires for Gate-all-Around MOSFETs , 2018, Solid State Phenomena.

[11]  Steven Wolf,et al.  Selective etching of silicon in preference to germanium and Si0.5Ge0.5 , 2017, 2017 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[12]  Kevin K. H. Chan,et al.  High Mobility High-Ge-Content SiGe PMOSFETs Using Al2O3/HfO2 Stacks With In-Situ O3 Treatment , 2017, IEEE Electron Device Letters.

[13]  O. Rozeau,et al.  Vertically stacked-NanoWires MOSFETs in a replacement metal gate process with inner spacer and SiGe source/drain , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[14]  D. Liu,et al.  FINFET technology featuring high mobility SiGe channel for 10nm and beyond , 2016, 2016 IEEE Symposium on VLSI Technology.

[15]  C. Laviron,et al.  Folded fully depleted FET using Silicon-On-Nothing technology as a highly W-scaled planar solution , 2009, ESSDERC 2009.

[16]  K. Opsomer,et al.  Thermal stability of NiPt- and Pt-silicide contacts on SiGe source/drain , 2007 .

[17]  S.C. Rustagi,et al.  Vertically Stacked SiGe Nanowire Array Channel CMOS Transistors , 2007, IEEE Electron Device Letters.

[18]  U. Wieser,et al.  Nanoscale patterning of Si/SiGe heterostructures by electron-beam lithography and selective wet-chemical etching , 2000 .

[19]  Yongliang Li,et al.  Integration of Si0.7Ge0.3 fin onto a bulk-Si substrate and its P-type FinFET device fabrication , 2021 .

[20]  Jun Luo,et al.  Fabrication and selective wet etching of Si0.2Ge0.8/Ge multilayer for Si0.2Ge0.8 channel gate-all-around MOSFETs , 2021 .

[21]  A. Hikavyy,et al.  High Ge Content SiGe Selective Processes for Source/Drain in Manufacturing the Next Generations of pMOS Transistors , 2013 .

[22]  B. Kaczer,et al.  SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices—Part I: NBTI , 2013, IEEE Transactions on Electron Devices.

[23]  G. Pourtois,et al.  Applications of Ni-based silicides to 45 nm CMOS and beyond , 2004 .