Hierarchy-Aware and Area-Efficient Test Infrastructure Design for Core-Based System Chips

Multiple levels of design hierarchy are common in current-generation system-on-chip (SOC) integrated circuits. However, most prior work on test access mechanism (TAM) optimization and test scheduling is based on a flattened design hierarchy. We investigate hierarchy-aware test infrastructure design, wherein wrapper/TAM optimization and test scheduling are carried out for hierarchical SOCs for two practical design scenarios. In the first scenario, the wrapper and TAM implementation for the embedded child cores in hierarchical (parent) cores are delivered in a hard form by the core provider. In the second scenario, the wrapper and TAM architecture of the child cores embedded in the parent cores are implemented by the system integrator. Experimental results are presented for the ITC'02 SOC test benchmarks

[1]  Santanu Dutta,et al.  Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems , 2001, IEEE Des. Test Comput..

[2]  Erik Jan Marinissen,et al.  SOC test architecture design for efficient utilization of test bandwidth , 2003, TODE.

[3]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[4]  Yervant Zorian,et al.  Overview of the IEEE P1500 standard , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  Erik Jan Marinissen,et al.  Test Infrastructure Design for the Nexperia? Home Platform PNX8550 System Chip , 2004, DATE.

[6]  Yervant Zorian,et al.  Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[7]  Krishnendu Chakrabarty,et al.  Design and optimization of multi-level TAM architectures for hierarchical SOCs , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[8]  Kuoshu Chiu,et al.  Test infrastructure design for the Nexperia/spl trade/ home platform PNX8550 system chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[9]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[10]  Krishnendu Chakrabarty,et al.  Optimal test access architectures for system-on-a-chip , 2001, TODE.

[11]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[12]  Erik Jan Marinissen,et al.  A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  Erik G. Larsson,et al.  An Integrated Framework for the Design and Optimization of SOC Test Solutions , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[14]  Erik Jan Marinissen,et al.  IEEE P1500-compliant test wrapper design for hierarchical cores , 2004 .

[15]  Qiang Xu,et al.  Time/area tradeoffs in testing hierarchical SOCs with hard mega-cores , 2004, 2004 International Conferce on Test.