Low-Cost TI-ADC Timing Calibration Circuit

An efficient timing skew calibration of time-interleaved ADC (TI-ADC) for high-speed link is proposed and experimentally validated. The method is based on the CDR's existing sub­blocks, and enables flexible tradeoff of complexity versus performance.

[1]  Behzad Razavi.  Problem of timing mismatch in interleaved ADCs , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[2]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[3]  Håkan Johansson,et al.  Time-interleaved analog-to-digital converters: status and future directions , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[4]  Jae-Won Nam,et al.  A 12-Bit 1.6, 3.2, and 6.4 GS/s 4-b/Cycle Time-Interleaved SAR ADC With Dual Reference Shifting and Interpolation , 2018, IEEE Journal of Solid-State Circuits.

[5]  Tomislav Drenski,et al.  DSP for Short Reach Optical Links , 2017, 2017 European Conference on Optical Communication (ECOC).