High-performance microelectronic substrate verification using probe testers

An improved algorithm for high-performance substrate verification utilizing multiprobe testers is proposed. Since there exist numerous test sets for a design the algorithm dynamically selects preferred ones using a linear validation routine during the probe route optimization phase. By considering test generation and probe scheduling simultaneously the superiority of the algorithm is demonstrated.<<ETX>>

[1]  D. C. Keezer Bare die testing and MCM probing techniques , 1992, Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92.

[2]  Shen Lin Computer solutions of the traveling salesman problem , 1965 .

[3]  Brian W. Kernighan,et al.  An Effective Heuristic Algorithm for the Traveling-Salesman Problem , 1973, Oper. Res..

[4]  R. N. Schmidt,et al.  Electron-beam technology for open/short testing of multichip substrates , 1990 .

[5]  Chung-Kuan Cheng,et al.  A multi-chip module substrate testing algorithm , 1991, [1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit.

[6]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[7]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.