Low-complexity fault simulation under the multiple observation time and the restricted multiple observation time testing approaches

The use of three-valued logic for the fault simulation of synchronous sequential circuits may incur a loss of accuracy that would cause the fault coverage to be underestimated. In addition, loss of fault coverage may occur due to the test strategy employed. These problems were previously alleviated at the cost of a high computational complexity. We present an observation that allows us to alleviate loss of fault coverage in many cases, at a computational cost similar to conventional three-value fault simulation. Based on this observation, we propose a fault simulation procedure that uses a conventional fault simulation procedure enhanced by a simple implication procedure. The proposed fault simulation procedure identifies faults that are detected under the multiple observation time approach and under a special case of this approach, called the restricted multiple observation time approach. The results of the proposed simulation procedure are compared to the results of a previously proposed procedure to demonstrate its effectiveness. Heuristics to guide a test generation procedure whose test sequences are effective for faults that can only be detected under the multiple observation time approach are also described.

[1]  Mohamed I. Elmasry,et al.  Testing and design for testability of BiCMOS logic circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[2]  Irith Pomeranz,et al.  The Multiple Observation Time Test Strategy , 1992, IEEE Trans. Computers.

[3]  Bernd Becker,et al.  A hybrid fault simulator for synchronous sequential circuits , 1994, Proceedings., International Test Conference.

[4]  Prakash Narain A high-level approach to test generation for VLSI circuits , 1992 .

[5]  I. Pomeranz,et al.  Fault simulation for synchronous sequential circuits under the multiple observation time testing approach , 1993, Proceedings ETC 93 Third European Test Conference.

[6]  Irith Pomeranz,et al.  On generating compact test sequences for synchronous sequential circuits , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[7]  Hideo Fujiwara,et al.  Logic Testing and Design for Testability , 1985 .

[8]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[9]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[10]  Peter Wohl,et al.  Testing "untestable" faults in three-state circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[11]  Wu-Tung Cheng,et al.  Differential Fault Simulation - A Fast Method Using Minimal Memory , 1989, 26th ACM/IEEE Design Automation Conference.

[12]  Seh-Woong Jeong,et al.  Synchronizing sequences and symbolic traversal techniques in test generation , 1993, J. Electron. Test..

[13]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Janusz Rajski,et al.  A method to calculate necessary assignments in algorithmic test pattern generation , 1990, Proceedings. International Test Conference 1990.

[15]  Elizabeth Marie Rudnick Simulation-Based Techniques for Sequential Circuit Testing , 1994 .

[16]  Michael S. Hsiao,et al.  Sequential circuit test generation using dynamic state traversal , 1997, Proceedings European Design and Test Conference. ED & TC 97.