Sum of Absolute Difference Implementations for Image Processing on FPGAs
暂无分享,去创建一个
[1] Andreas Steininger,et al. SAD-Based Stereo Matching Using FPGAs , 2009 .
[2] Ioannis Andreadis,et al. A Real-Time Occlusion Aware Hardware Structure for Disparity Map Computation , 2009, ICIAP.
[3] Hiroaki Niitsuma,et al. Real-time generation of three-dimensional motion fields , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[4] Masanori Hariyama,et al. FPGA Implementation of a High-Speed Stereo Matching Processor Based on Recursive Computation , 2009, ERSA.
[5] Takeo Kanade,et al. Development of a video-rate stereo machine , 1995, Proceedings 1995 IEEE/RSJ International Conference on Intelligent Robots and Systems. Human Robot Interaction and Cooperative Robots.
[6] Chris Chatwin,et al. An FPGA based generic framework for high speed sum of absolute difference implementation , 2009 .