Sum of Absolute Difference Implementations for Image Processing on FPGAs

SAD (sum of absolute differences) is a technique for evaluating the similarity between two same size regions, and widely used in stereovision, optical flow, motion estimation and so on. In these applications, a given image is scanned using a fixed size region (window), and the window is compared with the same size regions in another image. When the window is overlapped for generating a dense map, we have several implementation alternatives; storing the partial sums for reusing them afterward or recalculating them when they become necessary, scanning left to right or top to bottom, and dividing the search space horizontally or vertically. With the combination of these alternatives, we can implement a wide range of circuits. In this paper, we evaluate the performance and the size of those circuits, and makes it clear which circuit fits which type of FPGA.

[1]  Andreas Steininger,et al.  SAD-Based Stereo Matching Using FPGAs , 2009 .

[2]  Ioannis Andreadis,et al.  A Real-Time Occlusion Aware Hardware Structure for Disparity Map Computation , 2009, ICIAP.

[3]  Hiroaki Niitsuma,et al.  Real-time generation of three-dimensional motion fields , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[4]  Masanori Hariyama,et al.  FPGA Implementation of a High-Speed Stereo Matching Processor Based on Recursive Computation , 2009, ERSA.

[5]  Takeo Kanade,et al.  Development of a video-rate stereo machine , 1995, Proceedings 1995 IEEE/RSJ International Conference on Intelligent Robots and Systems. Human Robot Interaction and Cooperative Robots.

[6]  Chris Chatwin,et al.  An FPGA based generic framework for high speed sum of absolute difference implementation , 2009 .