论文信息 - Hardware Modeling Using Function Encapsulation

Hardware Modeling Using Function Encapsulation

We describe how to specify an executable behavioral model of hardware without specifying the hardware detail using ACL2 encapsulation. ACL2 encapsulation is a mechanism to introduce abstract functions with constraints. It can be used to specify a microarchitectural design of hardware, which can be used for early simulation and for verification. Such a high-level design can also be used as a reference model when implementing low-level designs in RTL. This paper examines two abstract specifications from a microprocessor verification project. One example is a branch predictor for a processor with speculative execution and the other is a pipelined multiplier.

Jun Sawada | Warren A. Hunt

[1] J. S. Moore,et al. ACL2: an industrial strength version of Nqthm , 1996, Proceedings of 11th Annual Conference on Computer Assurance. COMPASS '96.

[2] Jun Sawada. Verification of a simple pipelined machine model , 2000 .

[3] M. M. Kamal Hashmi,et al. Application of high level interface-based design to telecommunications system hardware , 1999, DAC '99.

[4] Robert O. Winder,et al. Majority Gate Networks , 1964, IEEE Trans. Electron. Comput..

[5] Randal E. Bryant,et al. Superscalar Processor Verification Using Efficient Reductions of the Logic of Equality with Uninterpreted Functions to Propositional Logic , 1999, CHARME.

[6] Jun Sawada,et al. Verifying the FM9801 microarchitecture , 1999, IEEE Micro.

[7] Randal E. Bryant,et al. Processor verification using efficient reductions of the logic of uninterpreted functions to propositional logic , 1999, TOCL.

[8] Donald S. Fussell,et al. Formal verification of an advanced pipelined machine , 1999 .

[9] Robert E. Shostak,et al. Deciding Combinations of Theories , 1982, JACM.

[10] Patrick Schaumont,et al. Hardware reuse at the behavioral level , 1999, DAC '99.

[11] David L. Dill,et al. Automatic verification of Pipelined Microprocessor Control , 1994, CAV.

[12] Phillip John Windley. The formal verification of generic interpreters , 1990 .

[13] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..